


#### NEHRU COLLEGE OF ENGINEERING AND RESEARCH CENTRE (NAAC Accredited)





## DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

# **COURSE MATERIALS**



# CS 404 EMBEDED SYSTEMS

#### VISION OF THE INSTITUTION

To mold true citizens who are millennium leaders and catalysts of change through excellence in education.

## MISSION OF THE INSTITUTION

**NCERC** is committed to transform itself into a center of excellence in Learning and Research in Engineering and Frontier Technology and to impart quality education to mold technically competent citizens with moral integrity, social commitment and ethical values.

We intend to facilitate our students to assimilate the latest technological know-how and to imbibe discipline, culture and spiritually, and to mold them in to technological giants, dedicated research scientists and intellectual leaders of the country who can spread the beams of light and happiness among the poor and the underprivileged.

## **ABOUT DEPARTMENT**

- Established in: 2002
- Course offered : B.Tech in Computer Science and Engineering

M.Tech in Computer Science and Engineering

M.Tech in Cyber Security

- Approved by AICTE New Delhi and Accredited by NAAC
- ◆ Affiliated to the University of A P J Abdul Kalam Technological University.

## **DEPARTMENT VISION**

Producing Highly Competent, Innovative and Ethical Computer Science and Engineering Professionals to facilitate continuous technological advancement.

## **DEPARTMENT MISSION**

- 1. To Impart Quality Education by creative Teaching Learning Process
- 2. To Promote cutting-edge Research and Development Process to solve real world problems with emerging technologies.
- 3. To Inculcate Entrepreneurship Skills among Students.
- 4. To cultivate Moral and Ethical Values in their Profession.
- 5.

#### PROGRAMME EDUCATIONAL OBJECTIVES

- **PEO1:** Graduates will be able to Work and Contribute in the domains of Computer Science and Engineering through lifelong learning.
- **PEO2:** Graduates will be able to Analyze, design and development of novel Software Packages, Web Services, System Tools and Components as per needs and specifications.
- **PEO3:** Graduates will be able to demonstrate their ability to adapt to a rapidly changing environment by learning and applying new technologies.
- **PEO4:** Graduates will be able to adopt ethical attitudes, exhibit effective communication skills, Teamwork and leadership qualities.

#### **PROGRAM OUTCOMES (POS)**

#### Engineering Graduates will be able to:

- 1. **Engineering knowledge**: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- 2. **Problem analysis**: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- 3. **Design/development of solutions**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- 4. **Conduct investigations of complex problems**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- 5. **Modern tool usage**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
- 6. **The engineer and society**: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- 7. **Environment and sustainability**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- 8. **Ethics**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- 9. **Individual and team work**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- 10. **Communication**: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- 11. **Project management and finance**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- 12. Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

#### PROGRAM SPECIFIC OUTCOMES (PSO)

**PSO1**: Ability to Formulate and Simulate Innovative Ideas to provide software solutions for Realtime Problems and to investigate for its future scope.

**PSO2**: Ability to learn and apply various methodologies for facilitating development of high quality System Software Tools and Efficient Web Design Models with a focus on performance

Optimization.

**PSO3**: Ability to inculcate the Knowledge for developing Codes and integrating hardware/software products in the domains of Big Data Analytics, Web Applications and Mobile Apps to create innovative career path and for the socially relevant issues.

## **COURSE OUTCOMES**

CO1	Demonstrate the role of individual components involved in a typical embedded system
CO2	Analyze the characteristics of different computing elements and select the most appropriate one for an embedded system
CO3	Model the operation of a given embedded system.
CO4	Substantiate the role of different software modules in the development of an embedded system
CO5	Develop simple tasks to run on an RTOS
CO6	Examine the latest trends prevalent in embedded system design

## MAPPING OF COURSE OUTCOMES WITH PROGRAM OUTCOMES

	РО											
	1	2	3	4	5	6	7	8	9	10	11	12
CO1	3	2	1							3		3
CO2	3	2	1	2						3		3
CO3	3	2	1	2						3		3
CO4	3	2	1	2						3		3
CO5	3	3	2							3		3
CO6	3	3	2			2				3		3

## Note: H-Highly correlated=3, M-Medium correlated=2, L-Less correlated=1

## **CO PSO Mapping**

CO'S	PSO1	PSO2	PSO3
C412.1	3	3	-
C412.2	2	2	3
C412.3	2	-	-
C412.4	-	-	3
C412.5	3	3	3
C412.6	3	-	3

## SYLLABUS

Course code	Course Name	L-T-P -Credits	Year of Introduction					
CS404	Embedded Systems	3-0-0-3	2016					
Course O	jectives:							
<ul> <li>To introduce the technologies behind embedded computing systems.</li> </ul>								
<ul> <li>To introduce and discuss various software components involved in embedded system</li> </ul>								
design and development.								
	expose students to the recent trends in	embedded system des	sign.					
Syllabus:								
	n to embedded systems, basic c							
	systems, firmware development. Int							
-	nt environment. Characteristics of R' DS. Embedded product development 1		ng, creating tasks in a					
Expected	· · ·	ne cycle.						
	t will be able to :							
	monstrate the role of individual co	mponents involved i	n a typical embedded					
	stem	1	71					
-	alyze the characteristics of differen	t computing element	s and select the most					
aj	propriate one for an embedded system	1						
	odel the operation of a given embedde							
	bstantiate the role of different soft	tware modules in th	e development of an					
	ibedded system							
	velop simple tasks to run on an RTOS amine the latest trends prevalent in en							
vi. ez Reference		indeduced system design	1					
	taunstrup and Wayne Wolf, Hardw	are / Software Co-E	Design: Principles and					
	ctice, Prentice Hall.		engin rinnepite and					
	J. Labrose, Micro C/OS II: The Real	Time Kernel 2e CR	C Press 2002					
	Kamal, Embedded Systems: Arch							
	tion, McGraw Hill Education (India),		s and besign, rind					
	bu K.V., Introduction to Embedded		Hill Education (India)					
4. 31		Systems, weblaw I	ini Education (India),					
	-	Second Edition Elson	vier					
	we Heath, Embedded System Design,							
	yne Wolf, Computers as Component		ided Computer System					
De	ign, Morgan Kaufmann publishers, Tl	mild edition, 2012.						

	Course Plan				
Module	Contents	Hours	End Sem. Exam Marks		
I	Fundamentals of Embedded Systems- complex systems and microprocessors- Embedded system design process .Specifications- architecture design of embedded system- design of hardware and software components- structural and behavioural description.	6	15%		
II	Hardware Software Co-Design and Program Modelling – Fundamental Issues, Computational Models- Data Flow Graph, Control Data Flow Graph, State Machine, Sequential Model, Concurrent Model, Object oriented model, UML	9	15%		
FIRST INTERNAL EXAMINATION					
ш	Design and Development of Embedded Product – Firmware Design and Development – Design Approaches, Firmware Development Languages.	6	15%		
IV	Integration and Testing of Embedded Hardware and Firmware- Integration of Hardware and Firmware. Embedded System Development Environment – IDEs, Cross Compilers, Disassemblers, Decompilers, Simulators, Emulators and Debuggers.	6	15%		
	SECOND INTERNAL EXAMINATION				
V	RTOS based Design – Basic operating system services. Interrupt handling in RTOS environment. Design Principles. Task scheduling models. How to Choose an RTOS. Case Study – MicroC/OS-II.	9	20%		
VI	Networks – Distributed Embedded Architectures, Networks for embedded systems, Network based design, Internet enabled systems. Embedded Product Development Life Cycle – Description – Objectives -Phases – Approaches1. Recent Trends in Embedded Computing. END SEMESTER EXAM	6	20%		

#### Question Paper Pattern

- 1. There will be FOUR parts in the question paper A, B, C, D
- 2. Part A
  - a. Total marks : 40
  - b. TEN questions, each have 4 marks, covering all the SIX modules (THREE questions from modules I & II; THREE questions from modules III & IV; FOUR questions from modules V & VI). All questions have to be answered.

#### 3. Part B

- a. Total marks : 18
- b. THREE questions, each having 9 marks. One question is from module I; one question is from module II; one question uniformly covers modules I & II.
- c. Any TWO questions have to be answered.
- d. Each question can have maximum THREE subparts.

#### 4. Part C

- a. Total marks : 18
- b. THREE questions, each having 9 marks. One question is from module III; one question is from module IV; one question uniformly covers modules III & IV.
- c. Any TWO questions have to be answered.
- d. Each question can have maximum THREE subparts.
- 5. Part D
  - a. Total marks : 24
  - b. THREE questions, each having 12 marks. One question is from module V; one question is from module VI; one question uniformly covers modules V & VI.
  - c. Any TWO questions have to be answered.
  - d. Each question can have maximum THREE subparts.
- There will be AT LEAST 50% analytical/numerical questions in all possible combinations of question choices.

## **QUESTION BANK**

	MODULE I			
Q:NO:	QUESTIONS	СО	KL	PAGE NO:
1	Define a system and an Embedded system.	CO1	K5	3
2	Write the Classification of Embedded systems.	CO1	K3	4
3	Write a note on Design metrics.	CO1	K2	7
4	Write a note on Complex systems & Microprocessors.	CO1	K3	8
5	Describe Embedded hardware components	CO1	K5	12
6	List software components of an Embedded system.	CO1	K2	17
7	Describe software tools for designing an embedded system	CO1	K5	20

#### **MODULE II**

				r
1	Explain the Hardware software Co-design & Program	CO2	K2	24
	Modeling			
2	Define Data flow graph	CO2	K4	31
3	Explain the characteristics of Embedded system	CO2	K2	33
4	Classify different design metrics in design process	CO2	K5	35
5	Explain Embedded system with neat block diagram.	CO2	K5	37
6	Describe the issues in Hardware –Software Co-design	CO2	K3	39
7	Describe sequential model for ACVM.	CO2	K5	42

## **MODULE III**

1	Define Embedded firmware Design & Development.	CO3	K3	48
2	Describe the Embedded OS approach.	CO3	K3	50
3	Describe the Embedded firmware development	CO3	K2	51
	Languages.			
4	Explain High Level Language based Development.	CO3	K3	54
5	Write a note on Mixing Assembly & High level	CO3	K5	55
	language.			
6	Explain Programming in Embedded C.	CO3	K3	56
7	Write note on Compliler Vs Cross-Compiler	CO3	K2	57

## MODULE IV

1	What is an OS?	CO4	K2	60		
2	Explain Integration of H/w and Firmware.	CO4	K1	63		
3	List the Types of files generated on Cross- compilation.	CO4	K2	67		
4	Short note on Disassembler /DE compiler	CO4	K3	71		
5	Write note on Simulators, Emulators & Debugging	CO4	K1	72		
6	Describe Monitor Program Based Firmware Debugging.	CO4	K2	75		
7	Explain the Embedded system Development Environment.	CO4	K3	79		
	MODULE V					

1	List the types of Operating System.	CO5	K4	84
2	Explain FIFO task scheduling	CO5	K2	85
3	Write a note on Robin Round scheduling	CO5	K3	89
4	Write a note on Functional Requirements	CO5	K2	91

5	Explain RTOS & Functions	CO5	K3	94
6	Explain Interrupt Handling in RTOS	CO5	K2	93
7	Write RTOS Design Principles.	CO5	K2	98


		-		
1	Define Network Embedded Systems	CO5	K4	`104
2	Explain serial bus communication Protocol	CO5	K2	106
3	Describe CAN Bus and USB Bus	CO5	K3	107
4	Define ISA Bus	CO5	K2	109
5	Define Internet Enabled systems	CO5	K3	111
6	Explain TCP	CO5	K2	112
7	List the functions of UDP	CO5	K2	112

## **MODULE NOTES**

- .
- .
- .

- CSE DEPARTMENT, NCERC PAMPADY

Fage No : MODULE I Introduction to Embedded System: > Understanding the Basic Concepts > Fundamentals of Embedded Slms > The typical Embedded System Design process - Characteristics - Architecture Lesign - Quality Atteibutes. N/w & s/w components. - Stauctural & behavioral description Question Bank: (Module 18 I). 1. Define à s/m & an Embedded S/m. x 2. List 3 main components of an Embedded S/m.x 3. White short notes on Computational models. 4. Define Costrol Data Flow Graph. 5. Demonstrate the role of individual components of involved in a typical embedded s/m. 6. Explain the challenges in Embedded S/m design. 7. Analyse the characteristics of diff. Pgm Models. 8. Classify duff. State Machines with eg: 9. Differentiate blu Concurrent Model & Object Oriented Model. 10. dentify the features of Seq. Model. Il. & Weite short notes on program models. 12. Define Data Flow Graph. 13. Define Miceoprocessor with basic Inal units. 14. Luit 3 main constraints on Embedded 8/m design. 15. Emplain the characteristics of Embedded S/m. 16. Discuss in detail about the classifich of Embedded s/m. 17. Explain design provers in Embedded Shm.




Scanned by TapScanner

19. Explain Regram Models. 20. Describe the characteristics of Sequential Data Flow Graph. 21. Differentiate 6/w Data Flow graph & Control Data flow graph 22. Define Small Scale Embedded System 23. List Diff. Computational Models. 24. White short notes on Object Oriented Model 25. Define State Machine. 26. Explain Characteristics of Embedded System. 27. Discuss in detail about the classification of Embedded System. 28. Explain the challenges in Embedded 3/m. 29. Explains & Embedded 8/m with neat Block diagram. 30. Discuss indetail about the concepts during the design pesses of Embedded Slm. 31. Esplain the abstraction of Embedded 8/m design plocess. 32. Describe the issues in R/w-s/w Co-Design. 33. Défine Concurrent Model with example. 34. Describe Sequestial Model for ACVM. 35. Explain l'éformance Accèle rators.




Fundamentals of Embedded Systems: System: A system is a way of working, organizing or doing one or many tasks acc. to a fisced plan, pgm, or set of rules. It is an arrangement in which all its units assemble and work together acc- to the plan or program Embedded System: In embedded system is a system that has embedded s/w & computer h/w, which makes it a s/m dedicated for an application or specific part of an appl' or product or part of a larger system. · Computer - components -> uprocessor, Large memory, 1/0 units, N/wing units, O.S. -An embedded s/m is a s/m that has 3 main components embedded into it: . 1. It embeds this similar to a computer Eq: 8/w embeds in the ROM or flash memory. 2. It embeds main appl s/w. 3. It embeds real-time OS. · Input Devices CLABS Interfacing/Driver clifs F Spee Processor Pgm Menery E Data Mem. Timers Apply Interrupt Serial comm ports Parallel ports 0/ps Interfacing !






Characteristics of Embedded System. An embedded s/m is characterized by the following: 1. Realhine & multisate operations define the ways in which the S/m works, seacts to events, interrupts, & shedules the S/m' furnchoning in seal time. For eg:, audio, video, data, shu stream & events have différent hatés à time constraints. 2) Complese Algorithms: 3) Complex Graphic user Interfaces 4) Dedicated functions. Constraints: A ling of the long to light An embedded 3/m is designed keeping in view 3 constraints: 1. available 8/m-memory 2. available processor - speed 3. The need to limit power dessipation Eg: wait for events, eun, stop, wake-up, sleep. 2. aft ensslads assain Electre the Share Classification of Embedded Systems: -> Embedded s/ms into 3 types: 1. Small Scale embedded stors: These stors are designed with a single 8 or 16 bit Ucteller; they have little h/w & sla complexities and involve board-level design They may be battery operated. The main pgming tools are an editor, assembler, cross assembler, an integrated development Environment specific to the Ucteller. 2. Médium scale embedded s/ms: These s/ms are designed with a single or a few single puepose processor 8, 16 or




Scanned by TapScanner

Sophisticated imbedded systems. These s/ms have enormous R/w & s/w complexities & may need several IPs, ASIPs, statable processors or configurable logic arrays. They are constrained by the processing speeds available in their R/w units. \_ cutting edge applications. As2p-> Application specific Design Process in Embedded System: Instruct processor The concepts used during a design process are as follouss: 1. Abstraction: Each peoblem component is first abstracted. For eq:, in the design of a Robotic 8/m, the pb/m of abstraction can be in terms of arms & motors. 2. 1-1/w & s/w Architecture : well before design. 3. Extra Inal Properties: Extra functionalities required in the stan being developed. 4. 8m Related Family of disigns : Families of related shows developed earlier should be taken into consideration during designing. 5. Modular Design: S/m designing 18 fast by decomposition of slw into modules that are to be implemented. -Modules should be clearly understood & should maintain continuity. - Appropriate protection strategies are necessary for each module. A module 18 not permitted to change or modely another module fnality. 6. Mapping: Mapping into various representations. For eq: deita flow in the same path during the program flow can be mapped together as a single entity. Transform & transaction mapping design processes are used in duigning. For eq; an image is 1/P data to a sm; it can have a




Scanned by TapScanner

User Interface Design: important part of design. For eq. in an Automatic Chocolate rending M/c 8/m, the uses iff is an LCD multiline graphics display. It can display a welcome mig as well as specify the coins needed to be inserted into the m/c for each type of chocolate it may be designed with touch screen Useeff. Réfinements: Each component & module design needs to be refined iteratively till it becomes the most appropriate for implementation by the s/w team. Development Process 1- adie alle alle supporter alles alles supporter alle alles parter Model/Analyse mon part Requirements of - Inthis inthe - to the K Design-Datastructure S/w Archi: 1/35 & Algons ycle Linear Sequence Inplementation design Chitrad & El Corro Test: Internal logic GExternal Ins. alites & albert Drafe of Const specifications lesign dueing an embedded




Scanned by TapScanner

Design Metaics: 1. Pouver Dissipation: For many 8 ms, battery operated 8 ms, such as mobile phone or digital camera the power consumed by the S/m 18 an imp. feature. The battery reeds to be recharged less frequently. 2. Performance: Instructions ean time in the stim measures the porformance. Smaller ex time means higher performance. 3. Process Devellines: These are no. of processes in the 8/m These have devellines which each of them may be required to finish computations & give results. 4. User interfaces: These include keypoid GUIS & VUIS. 5. Size: Size of the S/m is measured interms of (i) physical space required (ii) RAM in KB & internal flash memory equents in MB or CB. 6. Engineering Cost: Initial cast of developing, debugging & testing the h/w & s/w. 7. Manufacturing Cost: Cost of maneufacturing each cout. 8. Flexibility: Flexibility in design enables, without any significant engg. cost, development of deff. versions of palt & advanced versions later on. 9. Prototype: Time taken in days or months for developing the peopolype & in house testing for S/m fnalities. It includes engy. time & making the prototype time 10. Time to market: Time taken in days or months after prototype devpt to put a pat for cisers & consumers. Il System & user safety: S/m safety in terms of accidental fall from hand or table, theft & in terms of user safety




Scanned by TapScanner

Complex Systems & Microprocessors: Microprocessors: The CPU is a unit that contrally fetches E processes à set of general purpose instructions. The CPU instruction set includes instructions for date transfer op's, ALU op's, stack op's, 10 op's & pan ctel, sequencing op's. The general purpose math set is aboays' specific to a specific CPU. EPU must person the following basic functional curits. 1. A ctal "curit that fetches & ctals the seguental processing of a given command or inst? 2. An ALU undertakes authmetic Elegical 003 on bytes or words. A microprocessor 18 à single VISI chip that has a spit & some other units (eq: that g pt. unit, pipelining unit). Earlier generation processor's fitch & execute cycle was guided by a clock fr. of order of ~ 414th Now operate at clock fe. of 4 aHz. High performance processors have pipelin & super scalar architecture, Jast ALUS & floating pt. processing mots. The important uprocessors used in the embedded systems are ARM 80 x818 SPARC family of uprocessors. A general propose Processor Maria can be embedded on a VLSI chip. Diff. Steemi nf 11 honragenze




Scanned by TapScanner

Aprocessor family Source CISC or RISC or Both feature Stream Streaml G& HC XXX Motorda CISC Stream 2 80×86 Intel CISC Stream 3 SPARC Sun RISC Steern 4. ARM RISC with CLSC family ARM Abstraction of Steps in the Design Process; A design process is called bottom to top design if it builds by starting from the components. A design process is called top to down design if it starts with abstraction of the process & then after abstraction the details are created. Top to down is the most favored approach. 5 levels of abstraction from top to bottom in the design process. 1. Requirements. Définition à analysis of 8/m requirement. It is only by a complete clauty of the required purpose, inputs, o/ps, fining, design metrics & validation regionts for finally developed 3/ms specificts that a well designed slow can be created. 2. Specifications: Clear specifications of the required; s/m are must - precise, quide customes expectations from the product. Quide 8/m achitecture. The designer needs specifications for (1) k/w, eg: perspectals, devices, processor & memory specific's. ii) data types & processing specifications iii) expected 8/m behaviour specifications FV) constraints of design




Scanned by TapScanner

Aschitecture: Data modeling designs of attributes of data structure, data flow graphs, s/w architecture layors & h/w architecture are defined. S/w architectual layers are 1. 1st layer - architectural design: A design for 8/m architechine is def developed. \_ how the elastsdata structures, databases, algms, ctel fns, state trans Fns, process, data & pgm Show are to be organized. 2. Second layer \_ data design \_ Design of datastrution & databases. 3. Third layer\_Interface design\_Interfaces to integrate the components. Components: Component level design, -design of each component. Each component should be optimised for mem usage & pouver dissipation. Components of h/w, processes, i/Is & algms. Hardware components 1. faocessor & Single puepose processor in the s/m. 2. Memory RAM, ROM or internal & external flush or secondary memory. 3. Peripherals & devices internal & external to the sh 4. Ports & buses in the s/m. 5. Power source on battery in the s/m. System htegration: Built components are integrated in the Sm. Components work independently. Each compo nent q its ils smis integrated after the design stage. Program implementation 18 in a lang. & may use an integrated development Environment & source




Scanned by TapScanner

Challenges in Embedded System Design: Optimizing Design Metuics. Following are the challenges that arise during The design process. Amount & type of h/w needed: Optimizing the equat of uprocessors & single purpose processors in the s/m on the basis of performance, power dessipation, cost & other design meterics are the challenges in a s/m design. Optimizing Power Dissipation & Consumption: Power, consumption during the operational & idle state of slm should be optimal. The following methods are used to meet the design challenges. Clock Rate Reduction: Power dissipation typically reduces 2.5 UN per work Hz of reduced clock rate. So reduction from 8000kHz to 100kHz reduces power dessipation by about 2000W which is nearly similar to when the clock is non final. The power 25 MW is typically the residual dissipa tion needed to operate the timers & few other units. By operating the clock at a lower frequency or dearing the power-down made of the processor, the advantages are: i) Power loss due to heat generation reduces. ii) Radio frequency interference also reduces due to the reduced power dissipation within the gates. Voltage Reduction: In portable or hand-held devices such as a cellular phone, compared to 5V operation, a CMOS det power reduces by one sizeth, in 2.0 V Op?. The time intervals reeded for recharging the battery




Scanned by TapScanner

Wait, Stop & ache Drable Instructions: Total power consumption by the s/m while in sunning, waiting & idle states should be limited. A microconteoller must provide for executing what & stop instauctions for the power down mode. One way to reduce power dissipation is to incorporate into 8/w, the wait & stop instructions. Another is to operate the s/m at the lowest voltage levels in the idle state & selecting power-down mode in that state. Process Deadlines: Meeting the deadline of all processes in the 3/m while keeping the memory, power dissipation, processor clock rate & cost at min. is a challenge. Flexibility & Upgrade ability: in design while keeping the cost minimum Ewithout any engg. cost is a challenge. It provides diff. & advanced versions of a pdtto be introduced in the market. Reliability: Designing a reliable product by appeopliate design, testing & thoeough verification is a challenge. Embedded blu Components: Power Source: Most S/ms have a power supply of their own. The Network Interface Card & Graphic Accelenter are eq: of embedded s/m that donot have their own power supply. The supply has a specific range of voltages: 5.0V±.25V, 3.3V± 0.3V; 2.0V±0.2V & 15VE 0.2V . Low voltage Operations: the portable or hand-held devices such as cellular phone 2. Low voltage 3/m processors & 1/0 chts generate lesser




Scanned by TapScanner

Clock Oscillator Circuit and clocking Units: - The clock ctels the time for executing an instruction The clock is the basic unit of a s/m. The clock controls the various clocking equits of the CPU, of the slim timers & the CPU m/c cycles. The m/c cycles are for fetching codes & data from memory & then decoding & executing them at the processor & for transferring The results to memory -System Timers & Real-time clocks: A timer ckt is configured as the sim-clock, which ticks & generates slos interrupts periodically. for eq: 60 times in 1s. A time clet is configured as the real time dk that generates s/m interrupts periodically for the Schedulers, real-time pans & for periodic saving of time & date in the Sm. The RTG on slow timer is also used to obtain she chelled delays & time outs. Reset credit, Howes-up Reset & Watchdog - Timer Reset: Reset means that the processor begins the processing of instructions from the starting address. That address is one that is set by default in the processor PG on a power up. A gon that is reset & sums on a power up can be one of the following: (i) A ston pgm that executes from the . Ad all been si to some begining. (i) A s/m bootup pgm (iii) A s/m initialization Meniozy: Syn System Memory Internal RAM Internal Caches Flash EPROM at lictellee Memory Addr. at upracessor




Scanned by TapScanner

Input, autput & 10 Posts; 10 Buses & 10 Interfaces clets. -> A recience of 8/2s from comm -8/m. -> Ports recience 1/ps from a n/w or peripheral The 8/m has O/p poots: 1. LED, 2. Printes 3. Communication s/m 4. Alarms, actuators & furnaces. 5. Various motors. Bus: A s/m might have to be connected to a no. of other devices & 8/m. A bus consists of a Common set of line's to connect multiple devices, R/w anits & s/ms for comm. DAC using PWWI and an ADC DAC 18 a cht that converts digital 8 or 10, 12 bits to analog output. The analog OP 13 W.J. to the ref. voltage. Pulse Width Modulator (PWM): with an integrator ckt 18 used for the DAC. -> Pulse width is proportional to the analog o/p needed. PWM i/ps are from 00000000 to minili for an 8 bit DAC pattern. pwm mut outputs to an ext. integrator, which provides the desided analog of From this inf. The formula to obtain the analog ofp from the




Scanned by TapScanner

Analog olp V=K. pu where K 13 constant & pw 13 the pulse width. Analog to Digital Converter 18 a clet about converts The analog 1/p to digital 4,8,10, by 12 bits. The analog i/p is applied blu the positive & - ne pins & 18 converted w.r. to sef. voltage. When ilp 13 equal to diff. of ref. the & -ve voltages, then all out put bits equal 1; when equals -ne set. voltage Then all opp bits equal 0. LCD, LED & Touch Screen Displays. A 8/m requires an i/fing clet & s/w to display the status or msg for a line, for multiline displays, or for flashing displays. An LCD screen may show up a multiline display of characters or also show a small graph or icon. A secent innovation in the mobile phone 3/m turns the screen blue to indicate an incoming call. To indicate the ON status of the slm, there may be an LED that glows. A flashing LED may indicate that a specific task 18 under completion or running status. A touchscreen is an ile as well as olp device, which can be used to aster a cond, chosen menu or to give exply. This info is input by physically touching at a screen par wing a finger or stylas. Keypeid/Keyboard:




Scanned by TapScanner

Interrupt Handler: A timing device sends a time-out interript when a preset time elapses or sends a compare interrupt outen the present time equals The preset time. An interrupt-handling mechanism must exist in each sho to handle interrupts from various processes & for handling mechanism must exist in each spin to handle interrupts from simultaneously pending for service. 1. An interrupt may be a how sll that indicates the occurrence of an event. 2. The s/m may prioritize sources & service them accordingly. 3. Certain sources are not maskable. E cannot be disabled. Some are assigned the highest priority during processing. 4. The processor's current pgm. has to devert to a service soutine to complete that task on the occurs of the interrupt. 5. These 18 a gymmable unit on chip for the interrupt handling mechanism in a licheller. 6. The OS 18 expected to ctel the handling of interrupts Examing of eautimes for the interrupts in a pasticular application. The stop give priority the ISRs over the tasks of an application."




# Scanned by TapScanner

Software Components in an Embedded System Final M/c Implementable 8/w for a system: An embedded s/m processor executes She that is specific to given appl" of that slm. The inst" codes '& data in the final phase are placed in the ROM or flash memory for all the tasks that are executed when the s/m suns. The slu 13 also called ROM Image. Coding of Slw in Mlc Codes: Programmer defines the addresses & the corresponding bytes or bits at each address. For eg: in a transcrever, placing certain m/c code & bits can configure if to transmit at specific Mb per Bee - 08 Cibps, using specific bus & n/wing protouds -S/w in Processor Specific Assembly Language: A pgm or a small specific part cambe Coded in assembly long using an assembler after understanding the processor & inst" set. The specific Assembles For the ready. Device ROM Assembly Long (Burner) Linked Pary Linker From lebrary Jembedded Sm needed mlc Opto by 63






Process of converting an assembly lang. Pgm into mlc implementable sho file & then finally obtaining a ROM image file. OFn assembles translates the assembly she into the m/c codes using a step called assembling. Dh the next step, called linking, a linker links there codes with the other codes required. Linking is necessary ble of the no. of codes to be linked for the final binary file. The linked file in binary for run on a computer 18 known as an executable file or simply an i exe' file. After linking, there has to be reallocation of the sequences of placing the codes before actually placing the codes in memory. 3 Next step, the loader pgm performs the task of reallocating the codes after finding the phy memory addresses available at a given instant. The loader is a part of the O.S & places codes into the memory after reading the 'exe' file. (4). The final step of s/m design process is locating these codes as a ROM mage. The codes are permanently placed at the addresses actually available in the ROM. In embedded sims, there is no separate pgm to keep track of the available addresses at diff. times during the sun. (5) Lastly either (i) a laboratory s/m, called device pgmme takes as i/p the ROM image file & finally burns the image into the PROM or flash. or (ii) at a foundry a mask is created for the ROM of the embedded




Scanned by TapScanner

Software in High Level Language: Pretrocessor Commands Main Function The duff. pgm laye Interrupt Service Rachnes in the embedded Tasks 1 -- N sho in C. Kernel & Scheduler standard Library Ins including N/w protocol for for sending stack & Receiving Stack -shows the process of converting a c pgm into the ROM image file. A compiler generates the objt code It assembles the codes are to the processor inst" set E other specific's. The C compiler for embedded 8/ms, must, as a final step of complation, use a code - optimizer that optimizes the codes before linking. After complation, the linker links the objt codes with other needed codes M/c Codes in 3 Program Obt File Functions From Library Bytes for Needed M/c Linked Pamst Codes Embedded S/m ROM Memory




Scanned by TapScanner

Peggram Models for 8/w Designing: These models that are employed during the dirign prousses of the embedded s/w ase as follows: 1. Sequential Program Model 2. Objt Oriented Program Model Z Control & Dataflew Graph 4. Finite that M/c for data parts 5. Multitheaded for conculent processing. -> UML. Softwale for Concurrent Processing & Scheduling of Hultiple Tasks & ISRs using an RTas. The multiple tasks are processed most offen by the OS not sequentially by concurrently. Concurrent processing tasks can be interrupted for summing the ISR's, & a higher plionty task prempts the sunning of lower prionity tasks. OS 8/w have scheduling for for all processes in the s/m. Since the running of tasks and ISRs may have real time constraints & deadlines for finishing The tasks, an RTas 18 required in an embedded 8/m. The RTOS provides the as functions for caling the s/m, provides interprocess Commentings & ctals the paying of mags & s/ls to a task. Software for Device Drivers & Device Mymt in an O.S. - physical devices like times, key boards, display, flash memory, parallel ports & n/w cards. A par 18 also be developed using the concept of vistual devices. eg: A file, A pipe, A socket & RAM duk. A device driver is slw for opening, connecting or binding, reading, writing & closing stalling actions




Scanned by TapScanner

listen, read or write or close. A driver ctals 3 fns: i) Initializing, which is actualid by placing appropriate bits at the stal seq. or word. i) Calling an ISR on interrupt or on setting a status flag in the status eg & eunning the ISR. in Restarting Resetting the status flag after an interrupt service A device doiver accesses à parallel or serial port, key board, mice, clisk, slw, display, file, pipe & socket at specific addresses. Software Tools for Designing an Embedded 8/m for weiting codes or assembly mummer Eclipa : line by line translation to exe cudes Interpreter : source code to chject code. Compiler translating assembly memonics to Assembler binary opcodes. For converting obst codes or executable Cross Assembler codes for a processor to other codes for another processor . It allembles The assembly codes of the target processor as assembly cades of processor of the PC used in s/m development. To simulate all this of an embedded Simulator s/m ckt including that or additional memory & perphirals. : For source code comprehension, navigation Source code E browsing, editing, debugging, configures onog. g/w




Scanned by TapScanner

Safhvare Tools Required in Exemplary Cases: -> Edutor, Interpreter, Compiler, Assembler, Toeahr etc. (Table 1.3 27) Encamples of Embedded sins -> Washing m/c 3. Robotics 8/m -> Multitasking bys 4. Keyboard cheller.






MODULE II -> Hardware Software Co-Design & Program Modelling > Fundamental Issues > Computational Models - Data Flow Graph 62vr - Control Data Flow Graph 6.2 - State Machine 6.3~ - Sequential Modelvi - Concurrent Model - 6-2 gr - Object oriented Model Eg: 6.3V - UML 5.5




Scanned by TapScanner

Hardware Software Co-Design & Rigram Modelling. Development Process & Hardware - Software. Devpt Phase Hardwale Software Selection Assembly for Target 3/m Develop using Edit-Test-Debug Cycles Till Test Burge Test It/us K Results ok Reagenble on H/w on she Errors End Edit\_test\_Debug Cycle - Main Approaches: 1. An IDE or prototype tool 2. A simulator without any h/w 3. Processor only at the target 3/m & uses an in- blue 4. Target sim at last stage. Issues in Hardware - Safhvare Co-Dengn: There are 2 approaches for the embedded of design: 1. The SDLC ends and the liferyde for prove of integrating the spu into how begin at the time who






(2) Both cycles concurrently proceed when co-designing a time cartical sophisticated 8/m. The final design, when implemented, gives the targetted embedded sim & Thus the final product. - slw & h/w designs & integrating both into a - h/w s/w codesigning are important aspects of designing embedded s/ms. The selection of the right h/w during h/w design & an understanding of the possibilities & capabilities of hhu during Shu design is critical. 1. Choosing Right Platform: - Software Hardware Tradeoff: - H/w implementations provide advantages of processing speed. Certain substme in h/w (cteller, 10 memory access clet, realhine clk, s/m clock, pulse width modulation, times & secial comm) are implemented by S/W. H/w implementation provides the follo other adviges: i) Reduced memory for the peogram. 2) Reduced no. of chips but at em increased cost 3) Simple Cooling for the device drivers. 4) Internally embedded codes. S/w implementation provides the follo. adv: D'Easier to change when new h/w versions become available. 2) Programability for complex operations 3) Faster development time 7) Less cost for simple 8/ms. 4) Modulanty & postability






Choosing a right Platform: A platform consists of a no. of units. Plocessor, ASIP, Multiple processors, System on Chip, Memory, H/w units of 8/m, Buses, 8/w language, RTOS. Cocle génération tools. Embedded System Processors Choice: D Processor-less System: PLC can be used in place of processor. PLC can be used for the clothes-in clothes out type 8/m. A PLC has very low op speed. It also has a very low computational ability, very strong ilfing capability with its multiple ups & olps. Automatic Chocolate-rending m/c can be another application of PLC. 2) Systems with Microprocessor or Micro controller or DSP. 3) System with Single - Purpose Processors in VLSI or FPCAD The processing of fins by using IPs embedded into VLSI instead of processing ALU - Display Unit Mprocentit 17 Menery - Input Unit Udulles/DSP PLC Unit - Communication Unit 1/8 Logic or multipracesser L Memory Unit Pisplay Unit Power Supply Unit Input Unit Appl Specific 1Ps for USB Menory Inst Processors OT TCP/IP or Pot Stark




Scanned by TapScanner

D'Factors & Needed features taken into Consideration: Mensong & Recessor - Sensitive f/w: Peocessor Sensitive: 1/0 instructions are peocessor sinsitive A processor may be having fixed pt. ALU only. Floating it. opn's when needed are handled differently them in a processor with floating pt. operations. A processor may not provide for exa of Single Inst Multiple Data (SIMD) & VLIW (very Large Inst Word instauctions. Memory. Sensitive: Eq: video processing & real time video processed/sec will depend on memory available as will as the processor performance. If a large memory is available then higher resolution pictures can be processed. - Memory address of 10 device registers, biffers, chil registers & vector addresses for the interrupt sources or source groups are prefixed in a platelles. ~ Allocation of Addresses to Memory, Pgm segments & Deviles: Program routines and processes can have diff segments. For eg; a pgm code can be segmented & each segment stored at a diff. memory blk. A pts points to the start of the memory blk storing a segment & an offset value is used to returne a memory adds. within that segment. Dévice, Internal Déviles & 1/0 Dévile Addresses & Dévile Drivers: All 1/0 ports & devices have addresses; These are allocated to the devices ace to the s/m processor &




Scanned by TapScanner

processors. A device has ana address, allocate to the follo 1. Device data Registers 2. Device del register: il saves del bits & may save config bitsalse 3. Device status registers: It saves flag bits as device statu Parting Issues of OS in an Embedded 3/m: -1/0 Instructions: A port instruction data type may be deff on the deff. platforms. - Interrupt servicing contines: OS supports these diffy on diff platforms - Data types: Appropriate API's for datatypes. - Interface - specific data types: Eq: Nfw 1/4 Card support 32 bit unsigned integers. - Byte Order, Data Alignment, Linked lists, Mem-pag Size, Time Intervals. Performance & Performance Accelarators: Performance Modelling: 1. 3/m performance Index: can be defined as the ability to meet egd. for & specifications while using the min anount of resources of memory, power dissipation & devices & min. design efforts & ophimum ablezation of each resource. 2. Multiprocessor Slm Performance: is measured by i) an optimized partition of the pgm into the tasks or set of inst's blue the various processors (i) an optimized scheduling of insta & data over the available processor times & resources. 3. MIPS, MFLOPS & DMIPS as performance Indices: One




Scanned by TapScanner

MIPS - Million Inst's Per Second MFLOPS - Million Floating Pt Inst's persecond DMIPS - Dheystone million Inst's per second. 4) Robermance Metoics: Buffer Requirement, 1/0 Performance & Bandwidth Requirement. Lacelasetes performance 5) Real Time Pgm. Performance: Dratio of sum of interrupt latences as a In of the exa times 2) CPU hoad 3) worst case ex w.r. to the mean exh time. Performance Decelarators: - Conversion of CDFC13 to DFC13. - Reusing the used arrays & memory, appropriate variable selection, appropriate memory allocation deallocation strategy. - Using stacks as datastructure when feasible instead of queue & using queue instead of list - Computing slowest cycle. first & examining the possibilities of its speed up. Computational Models: -> Polling for events model. These is polling in cyclic loop for the events, state variables, msgs & slls using the switch-case stats. -> Sequential Program Madel: sequential paming model in which there are sequential multiple for calls within a function. -> Data Flow Model: used for modelling the data paths, and pgm flows of s/w. A pgm is modeled




Scanned by TapScanner

State Machine Model: A pgming model 13 that there are deff. states & the model considers a s/m as a m/c., which is producing the states. Program sequentially polled for the screen state & menu choice selected by the uses. -> Concurrent processes & Interprocess Communication Sequential Program Model: Example. function f1 Call fi Rom code return Multiple In calls function for call f2 Run code return The server so Coull f3 function f3 Ren Code LON MAN COL and in the part Setun Eg: Sequential Programming model of an ACVM: function get user ypc) Rem tode return function read-coins() Sequentia Run code Sunction calls return while 22 get used i/p(); function delive-chlouters nead coinsi?; Run code so) deliver chocos; return display thomks (); 3 Function display. Thomas ()




Scanned by TapScanner

Run function get-uses inputes for obtaining ile for the choice of chocolals from the child. -> Run hinchon read coms () for reading the coms inserted into the ACVM for the cost of chocolate. -> Run Runchon delive-chocolaters for delivering chocolate. -> Run function display thanks() for displaying collect the nice choeolate , visit Again " Data Flow Graph & data flow means that a program flow & all pgm execution steps are determined specifically only by the data. She designer predetermines the data Ups & designs the pamming steps to generate the data o/p. Far eq: a program for finding an avg of the grades in various subjects will have the data itps of the grades & data O/P of the avg. Data that is input after the op's in the pgm becomes data that is ofp after a data flow . A diagram called DG DFG represents this graphically. There is only one independent path for the pgm flow when the pgm 18 executed. -A circle represents each process in DFG. An accow directed towards the circle represents the data No & an aclow originating from the circle represents a data op. Data ip along an up edge is considered as token. An Up edge has at least one token. The viele Represents the node. The ofp is considered by the outgoing




Scanned by TapScanner

Eg: An oth fillered culput sequence, 1/nº 2(9; 2mil) where the sum is made for 120,1,2 ....... following are the pts. notable for the process of collecting 's = as 26 tap 20 tap 24 tag 23 tag 2 2 tag 2 2 tag 2 1. There is one ile pt. to the present - +aling represented by the circle for calculating you 2. Those is one of pt. for 16 3. There is only one memory address if theighte for each welficient & each filler 1/2. There is only one Value of each of the size y/ps for se & there is only one value of each of the coeff.a. The order in which sps are obtained & summation 13 done is also immaterial. ao a a.s. au 02 Dutaingo an a, 15 ) 5m) 902679,21 an 42×4+ 43×3 YE 34 245 I, DL where a = atb Data Elswrods Data flow node




Scanned by TapScanner

DFG model for pgm for a sarring a picture is a degetal camera. task read frame status & data of task for all or & y pixels laving the CED COof image frame data of pixels processor back area & an exposured at feame for computing columns at cep mem. buffe & subtracting Co pascesser offsets in pictule alla prices task JEG Compression DFG madel pgm translates & executes as a single process seq. model pgm. A pgm executes as per 1/p of the ip determines the opp. Software implementation becomes greatly simplified when using the DFCrs b/c in the DFCr model, there is a single deta-in point and a single data-out point, with a process or set of processes that are represented by et circle. Programming tasks are simplified by representing the code for each process by a circle, using the data input From incoming arrow & generating data output along outgoing arows - When the assignment to an 1/p & forced in a DFS, it is called ADFG (Acyclic DFG). Programming Complexity is minimized by modeling a pgm in




Scanned by TapScanner

ADGIF ADFUS as possible. Conteol DFor Model A ctel flow means that specifically only the pgm determines all pgm en styps & flow of the pgm. The s/w designer pgms & predetermines these steps. A process may have the starts that chil the i/ps or o/ps-It may have loops or condition starts in blue. Data that is 1/12 generale the data ofp after a ctel data flow as per the Attiling conditions. Output depends on the ctel stats for various decisions in a process. A core 18 a diagram, which graphically represents the cond's & the pgm flow along a condition dependent path. A circle also represents each process Called node) in a CDFC. A directed allow towards the circle represents the data ip & directed about from the ciècle represents à data dp. A box may represent a condition. A condition can be marked at the start of the directed arc or arrow. A directed arrow from the box or a marked starting condition determines the action to be taken when the cond 15 true. Escample: The stalling i/ nodes by the test cond specifying boxes, & the data 1/Ps to a CDFG for an filter with 10 1/ps & 10 coefficients; yn= 2(a; 2(n-i)) Following are the pts. notable for the process of calculating yn. There is one i/p pt. to the proce represented by the circle for calculating yn. 1. There is one ofp pt. for yo There is only






which take multiple values during the sam flow, 2. The order in which iles are obtained & summiting 15 done does mottes. [3: 12 Alagel, 7 = 0 46 1/2 /m 1/20 20 11.11 10 as a1 - age 203, 30 2= ·1 · 1 · 1 · 1 a Train test 220 1-3. 120 SECHE n=11-1 NO 19 n=n-1++ Data 1/25 & ctilling 1/2 nodes shown by test boxes in a ctal Ofor for a finite impulse Rupons (FIR) filter with 10 1/ps & 10 Coefficients Interrupt ant interrupt 3/m enable mastrea Execute Read Port A Fishi post A. mquese interrupt




Scanned by TapScanner

> Synchronous Data Flow Graph Model (SDFG) When there are no. of tokens required for a computation to generate more tokens in a single firing, The data flow is said to be synchronous. The SDFC model is as follows. Let an arc represent a buffer in physical memory. The age can contain one or more initial tokens with the delays. A token doesn't fire the computations at a vertex till it is reciened at the vertex. Vertices (ciscles) in this graph are called the acloss. Actors do the computations. An actor also sepresents a complete DFG within itself. An edge blu the vertices represents à queue of output values from one vertex & a greve of i/p values to another vertex. Edges carry values from one actor to another. Let X & Y be a sets of instructions that once started, do not need any further 1/ps from any source during the computations. Let X generate the op values a, b, &c. Let Y get the 1/2 values a, c, i & i and let i have a delay. The no. of 4/PS to Y need not equal the no. of o/ps from X.Y gets additional ips and doesn't need all the ops from X. These computations & data are now modelled by a directed DFG that exist from X to Y. Verties (Actory for Computations a, g;j) (a,b,c) 3 The no. of outputs & i/ps are labelled near the arc origin & arc end. Fig shows actors (values, which does the computations on fixing) and acce in a directed




Scanned by TapScanner

An SDFC1 model 10 like a DFC1, but also models the delays as well as the no of yps & 0/ps. The edges directed to the circle can be assumed to have a phy. mem. buffer ? till the buffer has the data, the computations donot fire. Concurrent Model A pamming model is that there are several concurrent tasks & each task has the sequential codes In infinite loop. A task sends a mag or s/l for another task. A task, which gets a msg or s/l, sums & the remaining tasks remain in the blocked state. Eg: Concurrent eurning of the processes in ACVM. 1 ISR Coul\_interrupt() process get\_user\_inputes Ran\_code want GUIInterrupt Msg Concisent processes create Run code Signal Sread-coins Signal cristerrupt Mg create process get\_usel-input; process sead-coinsc) process deliver-chocolater create process wait Sdeliver-chocolati want Seead - coins read-coinsc); Run code Kun wale create placess Signal Solehner-chocolate deliver chocolates; Signal Schisplay \_ thomas create process Signal Sdupplay want display\_ thankscs; process display-thinks() create process process desplay-water Wait Sdisplay - went Wait Sdisplay - themses wait Sdrippay- thates display\_wortes; Runcode - Collect the nice chocolete" Wait Sduppery-wait Signal Soluplay - thanks Signal Sduplay\_wait Derows Show inter-process communications. The pgm consists of follo. processes, which can un




Scanned by TapScanner

1. Process get-user-i/p() for obtaining 1/p for the choice of chocolate from child & sking to process read-coins start. 2. Process read-coinses want for sll get-uses-eppeter & stast reading on s/l from for reading the wins inserted in the ACVM for the cost of chocolate. Posta 3/2 to process deliver chocolate to start & also past a s/l to process 3. Process deliver-chocolaters wait for s/l from lead-coinses & starts delivering the chocolate & past a sll to display themks () b start. 4- Process display-warts for s/l from read-coins() 9 starts displaying " wait few moments ' & then wait for s/l for deplay-thomks(). 5. Process display thanks () waits for 8/2 from deliver-chocolater, and from display-waites & starts displaying Collect the nice chocolale, "visit Again!" Object Oriented Revgramming Model: Main features: a. when there is a need for reusability of the clefined objt or set of objts that are common within a program or blu many applications; when there is a need for abstraction & when by defining objts by inheritance of polymosphs, new objts can be created: There is data encapsulation within an objt. b. In objet is characterized by its identify, by its state, E by its behaviour Cop's Emethods, fields & attributes j Defining the logically related groups makes a class. Class defines the state & behaviour. If has internal user level fields for its state & behaviour. It defines the methods of




Scanned by TapScanner

d) Objects are created from the instances of a class. A class can thus create many objects by copying the group & making it final. Each object is functional. Each object an interact with other objts to peocess states as per the defined behaviour. Erample: Classes & objts: 1. Class CNI for graphic-user interaction. It has a methods display menues & get-user-i/pes & for obtaining Mp for the choice of chocolate from the child. It has method set-choice () to set the choice selected. 2. class Read-coinsc ) for leading coins inserted. I has a method read , to read one, 2 & 5 rupee coms from 3 posts & method sum() for summing the total. wins. 3. class Delever chocolate. It has methods get-choiles to get choice & deliver () for delivering the chocolate. 4. Class MsgDisplay. It has methods dieplay-waite E display - themkese, for displaying wait & thank megs. class civi is used to create civi objts as multiple instances of CNUI. Class MsgDisplay 13 used to create mg display objts as multiple instance of wait & themks migs. Class NegDisplay can be interfaced to an interface. steen-size(), which has an abstract method screen-size(). Extending class MsgDisplay can specify a new class MsgTime-Display. Extended class Mg Time-Display inherits all attributes 5 methods of class MegDisplay.




## Scanned by TapScanner

pagte: Lig: 6.3 UML Modelling general 8/m for which objt oriented analysis & design are feasible & which can be abstracted by models. Dragans: 6 Basic UNL elests: \* class \* package, steeestype, object, anonymous obje and state. Table 6.2, 6.3. Fig: 6.17, 6.18. the UML approach. It. can use the user, object, sequence, state, class & activity diagrams. UNL allows the Specchasts & Statechaets: Specthests 18 another lang. for specifications & cheats. It allows state m/cs to use seq. pgms to model the state actions. State Chart 13 a long. For implementing the actually diagram, FSM states & state transitions, concurrency Synchronization, timing & behavioral heerachy. Stabling MCL SML Scie One. in State M/c Pgmming Models . A state m/c 18 a model in which it 19 assumed that there are states & state transitions fins, which produce the states. A state transition fra. 18 a fr arhich changes à state to its next state. Zg: the literation




Scanned by TapScanner

Times idle Times start Times summing - 2 - 1 Load 1/P Durseme 1/P 0/P Counterment Murey Ontput Dresement Count=0 I me out flag = get Figure shows the states of times by circles of state transition by acrows. The count i/p 13 the clock 1/p. The changed count value is the output. The old the is the ind increment in the count value. The state transition is the time out on overflow when a prede The State M/c model 13 used for modelling reating or event driven embedded sims whose processing behaviors are dependent on state transitions. The state Mc model describes the 3/m behaviour with 'states', "Events' & (Transitions'. State is a reps of a current situation. An event is an ilp to the state. The event acts as stimuli for state transition. Transition is the movement from one state to another. Action is an activity to be performed by the state m/c. A Finite State M/c (FSM) 15 one in which the no. of states are finite. Eg: An Enbedded s/m for drives/passenger Geat Belt Warning' in an automotive using the FSM model. The 8/m squets: The 8/m rgmts: 1. When the vehicle grition is turned on & the seat belt is not fastoned within 10 seconds of ignition ON, the sim generates an alarm off for 5 seconds. 2. The Alarm is turned off when the alarm time (55)




Scanned by TapScanner

Ignition Key ON Alam Walting gnition key off Seat Belt ONI Alam Grub set in anie Alaem ON Reg of the Alaem ON Temer ACVM, Automatic Tea/coffee Vending M/c, Coin Operated Public delephone Unit. Automatic Tea/coffee Vending M State A: Wait for Event: Tea Dispensed Statec CEIN Achon: Done Stale B: Wast for User 1/p State A Event Acher OK State A Event Connel State State A chas: com out State State A chas: com out Acher But Reast Co Pleas Dispensed Di state C: Dispense Tea State D' Dispinse Coffee. Eurit: Coffee Button Press Achon Dispense State Actes Done Jan - V UML Modelling Cost. -> Things, Relationships & Diagrams. Things -> Structure | Things : represents static parts of a VML model. Zg: Class, Interface, Usecase, Component, node, Collaboration egek. 1 dentifier Name) Component (Norme) Variables





parent Realization - realizes the behavious specified by the Elust 0 other elmit. A Elota. UML Dragrams! Static Diagrams - represents static/structural aspects. Eg: objt Digram - set of objts & relationships. Class Diagram - Classes, their iffs, interactions & relships. Component Diagram - Impl" view of a sim. Package Diagram - Packages & their elmts Deployment Diagram - Configh of hum time plocesing



Scanned by TapScanner

Use Case Diagram: S/m frality as seen by users. - cisecases & actors. Sequence Drage

M/G	
2/31	



## NEHRU COLLEGE OF ENGINEERING AND RESEARCH CENTRE (NAAC Accredited)

Nistie

Reg. No.

(Approved by AICTE, Affiliated to KTU University, Kerala) SRIES TEST - 1 (2018-19)

CS 404 Embedded Systems

Semester: VIII	Programe: B.TECH	Max.Mark:40	
Course Code & Name:C	s 404 Embedded Systems	Duration:90 min	
Knowledge Level (KL)	K1 : Remembering	K3:Applying	K5:Creating
Course Outcome(COL)	K2: Understanding	K4: Analysing	K6:Evaluation

## PART-A


Answer ALL Questions (4 x 3 = 12 Marks)

I. D	efine a system and an Embedded System.		KI/COL
2. Li	st three main components of an Embedded System.		K4/CO1
3. W	rite short notes on Computational models.		K4/CD2
4. D	efine Control Data Flow Graph.	-	K1/CO2
	PART-B		
	Answer ALL Questions (2 x 14 = 24 Marks)		
5 a.	Demonstrate the role of individual components involved in	a typical	K6/CO1
	embedded system.	4 Marks	
	OR		
6 a.		4 Marks	K6/C01
6 a.		4 Marks	K6/C01
6 a. 7 a.			K6/CO1 K4/CO2
	Explain the challenges in Embedded System design. 14 Analyze the characteristics of different Program Models. 10	Marks	
7 a.	Explain the challenges in Embedded System design. 14 Analyze the characteristics of different Program Models. 10	Marks	K4/CO2
7 a.	Explain the challenges in Embedded System design.       1         Analyze the characteristics of different Program Models.       10         Classify different State Machines with example       4	Marks	K4/CO2 K5/CO2




## Scanned by TapScanner

Embedded Firmware Design & Development: The embedded firmwale is responsible for ctelling the various peripherals of the embedded h/w & genera ting response in accordance with the final sympts mentioned in the equits for a particular embedded product. Embedded fimware is stored at a permanent memory (ROM) and they are nonalterable by end users. Designing embedded firmware requires inderstanding of the particular embedded product h/w, like various component iffing, memory map details, 1/0 port detouls, configuration & register details of various h/w chips need & some pamming lang. Embedded fromware development process starts with the conversion of the firmware reginnts into a pom model using modelling tools like UML or flow chert based sept. reps. Embedded Firmware Design Approaches: Appeoaches dependent on the complexity of the firs to be performed, the speed of op rgd etc. Two basic approaches: 1. Conventional Procedural Based Firmware Design 2. Embedded OS Based desgn. 1. The Super Loop Based Approach: - This approach is adopted for apply that are not time cartical & where the sesponse time 12 not important. It is conventional procedural programming where the code is executed task by task. The task histed at the top of the ggm code is executed




Scanned by TapScanner

The firmware ex? flow for this will be 1. Configure the common parameters & perform initialis two for various h/w components memory, regs etc. 2. Start The first task & execute it. 3. Execute the 2nd task 4. Execute -16e next task the second 6 . 8. Jump back to the first task & follow the same the Eq: void maines 2 Configurations (); Initializations (); whele (1) E task ICI; the sail that we have taskaci; task n(); Att Almost all tasks in embedded applis are non-ending & are repeated infinitely throughout the op. task 1 to nave performed one after another and when the last task ( "th task) is executed, the firmwale ex? is again redirected to Task 1 & it is Repeated forever in the loop. This repetition is achieved by using an infinite loop. This approach is referred to as super loop based Approach. -> This approach doesn't require an Q.S, since there is need for scheduling which task is to be executed of assigning priority to each task. The promptes are fined &




Scanned by TapScanner

-> This type of design is deployed in low-cast embedd pats & pats where response time 18 not time critica For eq: reading/writing data to & from a card using a cased reader requires a seq. of opro like checking The presence of cald, authenticating the op, reading/ writing etc. It should strictly follow a specified is that any failure in any past of a single task will affect the total s/m. If the pgm hangs up at some point while executing a task, it will remain there forever & st pdt stops functioning. Dog Times helps in coming out from the loop when an unexpected failure occurs. In turn may cause additional how cost & firmwale overheads. \* lack of real timeliness. Is the no. of tasks to be executed within an applin increases, the time at which each task is repeated also increases. 2. The Embedded OS Appeoach It contains operating s/ms, which can be erther a General Parpose as or a Real Time O.S to hast the user written appl slw. The cspos to based apple development where the device contains an OS (windows/Libux) & uses applies can be created on top of it. Eg: Miceosoft Windows Xp (PDA, Handheld devices). Eq: Derver stur for deft. hlus present on the board to communicate with them. Real Time Operating 8/m based design approach




Scanned by TapScanner

RTOS Respond in timely and predictable manner to events. A Real Time Icernel responsible for performing preemptime multitasking, scheduler for scheduling tasks, multiple threads. eg: Symbian, Embedded Linux, Windows CE. eg: for RTOS. Embedded Firmware Development Languages: -> Either a target processor / chiller specific lang or target processor/cteller independent language or combination of Assemby & HLL. Assembly Lang. based Development: Assembly long is the human readable notation of m/c long where as is risa processor anderstandable lang. Mc lang. is made readable by using specific symbols called mnemonics! . Assembly lang, pamming is the task of weiting processor specific m/c code in mnermonic form converting the mnemonics into actual processor inst's ¿ associated data using an assembles. The general format of an assembly lang. inst is an Opcocle followed by operands. The Opcode tells the processor what to do & the Operands peovide the data & infh egd to perform the action specified by the opcode. Eq: Mov A, # 30 \_\_\_\_\_ 01110100 00011110 MOVA 30. Each line of an assembly lang. pgm. 15 split into 4 fields: LABEL OPCODE OPERAND COMMENTS.






LABEL is commonly used for \* A mens location, address of a pgm, sub-southie, code etc. \* Man. length of label defens blw assemblers. Eg: j subleatine for generating delay ; Delay parameter passed through reg. R. ; Retain Value None ; Registers used Ro, R, DELAY: MOV Ro, # 255 ; hoad leg Ro with 255 DJNZ R, Delay ; Decrement R, & loop till  $R_1 = 0$ ; Return to calling Rgm. RET Conversion of the assembly long. to m/c long is caused out by a seq. of op's 1. Source fle Objt File Translation. -> Translation of assembly code to m/c code 13 performed by alsombles. Each sousce module is written in Assembly Ers stored as soc file or asm file. Each file cente ason bled separately to examine the systax errors & incorrect assembly instructions. On successful assembling of each soc / asm file a corres. Obje file 18 created with extension 'obj'. The objt file doesn't contain the absolute address of where the generated code needs to be placed on the pgm memory & hence it is called relocatable segment. It can be placed at any code memory location and it is the responsibility of linker/locator to assign




Scanned by TapScanner

Libraly Objf Sile 1 Madule Source file 1 Objffile 2 Assembles Somerfly Linker Absoluti Obst file Obje to heator M/c code 2-Library file Creation & Usage: Libraries are specially formatted, ordered Pgm collections of objt modules that may be used by the linker at a later time. When the linker processes a library, only those obst modules in the library that are necessary to create the pgm are used hebrary files are generated with extension 'lib'. Eg: LIB51 from Keil Sw eg: library creator used for A51 Assembles. 3. Linker and hocates: responsible for linking the various obst modules in a multi-module prit & assigning address to each module. BL 51 from Keil 8/w eg: pr 4. Obst to tlex file Converter: Final stage in the conven of Assembly lang. to mk lang. Hox file is the rep? of m/c code & the hose file is dumped into the code memory of processor.




Scanned by TapScanner

TATE: Advantages of Assembly long. based Devpt: \* Efficient Coole Memory & Data Memory Usage (Memory Outining town) Offimization) \* High Performance : \* Low level H/w Access \* Code Reverse Engg. Drawbacks: >> High development Time / -> Deneloper Dependency -> Non postable. High Level Lang. Based Development: Eg: C, C++, or Java. The most commonly used high level lang. for embedded fisseware apple development is C. The valuous steps involved in the conversion of a pgm weiten in high level lang. A cosses. binary file Inte leve. 1s in fig. Library files Source file Module Obst file 1 cross ler · C Sourcefile ? Module Objt.files compiler Objt to Hex file converta Locates K Alsolute objt file




Scanned by TapScanner

Advantages of HLL based Devpt: -> Reduced Devpt Time Deneboper Independency > Portability. Lemitations \* not so efficient in generating optimised target processor specific instructions. \* High cost 3. Missing Assembly & High level hanguage: High level long & assembly longuages are usually mixed in 3 ways: 1. Missing Assembly with HLL (eg: Assembly long. with (). Assembly contines are mixed with C situations where the entire pgm is written in C & the cross compiler in use do not have a built in support for implementing certain features like ISR fus or if the pymmer wants to take adv. of the speed & Code offered by m/c code generated by hand weitten assembly eather than cross compiler generated m/ciode. The pammer must be aware of how parameters are passed from the C' watthe to Assumbly Evalues are returned from assembly contine to C & how Assembly contine is invoked from the Code. The special compiler directive SRC generales the Assembly code corres. to the C function & each lines of the source wale is converted to the Assembly






2. Miscing High level long with Arrembly (C with Arembly 6 -It is useful in follo. scenarios. Filte sonace code is already avgulable in Arrambly lang E a soutine weitten in R HLL like C'neerets to be included to the existing coole 2. The entire source code is planned in Assembly code for various reasons like optimised code, optimal performan But some portions of the code may be very difficilt & tedious to code in Assembly. eq: 16 bit multiplication & abvision in 8051 Asimbly 3. To include built in library Ins nutters in Clary. peovided by cross compiler. Inline Assembly: for inserting sarget processos/ stilles specific Assembly insta at any location of a source code werten in HLE C. This avoids the delay in calling an assembly eartine from a 'C' code. Special keywords are used to indicate that the start & end of . - 2 The Complete and the start of Programming in Embedded C. whenever the conventional 'C' language & its extensions are used for pamming embedded s/ms, It is referred as 'Embedded C' paming. Almost all embedded sloss are limited in both storage & working memory resources. 1. C' V/S. Embedded C' C -> well structured & standardised general parpose pamming lang. with estensive bit manipulation




Scanned by TapScanner


well as business package developments. Embedded 'C' can be considered as a subset of conventional Clanguage. Embedded '(' supports all 'c' instis and incorporates a few larget processor specific instructions. The implementation of target processor/cteller specific inst?s depends upon the processor as well as the supported cross-compiler for H particular Embedded (c' lang. A s/w pgm. called 'Cross Compiler' is used for the conversion of pgms weitten in Embedded (c' language to starget processor specific inst's. Compiler VS. Cross-Compiler -> Compiler 13 a s/w tool that converts a source code written in HLL on the top of a particular O.S running on a specific target processor archite. chure. The source code is converted to the target processor specific m/c inst?s. The devpt. is platform specific. Matine Compilers generates m/c code for The same m/c on which it is sunning. -> Cross Compilers are the s/w tools used in cross-platform development applis. In cross-platform devpt, the compiler running on a particular target processor/os converts the source code to mk code for a target processor. Keil C51 is an eq: for coss-compiler. The term Compiler is used interchangeably with Goss-Compiler' in embedded firmware appl's.



Scanned by TapScanner




Question Bank. 1. What is an O-S? Where it is used & what are its primary fins? 2. What is kernel? What are the diff. fins handled by a general purpose kernel? 3. What is kernel space & user spale? How is kernel 4. Explain the various elmts of an embedded s/m derpt environment. 5- Explain the cole of IDE for Embedded she Devist. 6- What are the deff. files generated during the cross-compilation of an Embedded Cfile? I. Explain the various details keld by a List file obitfile lapfile generated durging cross Compiling an Embedded C. 8. Diff. b/w Assembler & desassembles. 9. What is a Monitor Program?. Explain its role in Embedded firmware debugging?






10. Explain On Chip Debugging 11. Diff. techniques for firmavare debugging. 12. Diff. b/w simulator & Emulator. 13. Advantages & Limitations of Simulator based delygy 14. What is ROM emulation. 15. Diff. tools for h/w debugging. 16. Explain Boundary Scen hard Debugging.






CS404 MODULE - IV Embedded Systems Operating 8/m Basics (12) to use the s/m mare effectively. It acts as ilf blue The user applications & the underlying slow resources Through a set of Slow Inalities & services. -make the sim convenient to use - Organise & manage the s/m resources efficiently. User Appl's > Appl" gming 1/f TTTTT-Mens. Mgrst Anther and Process Mg mst 3 Timemont Filestin mgmt Yoshmgat ) Device 1/f Underlying h/w Process Mgmst: - setting up memory space for the process - localing provers's code into memory. - allocating s/m resources. - scheduling & mnging ex" of the process - Ango Minging PCB - Interprocess Comm, Syncheonization




Scanned by TapScanner

Namory Mgost: Mamory Mgost Unit of the kernel is responsible for - Keeping track of which part of the memory area is currently used by which process - Allocating & de allocating memory space. File 8/m Mgmst: text file, mage file word etc. - creation, deletion & alteration of files 1 1) of directors - Saving offiles in 2° storage menory - Automatic allocation -Naming Conventions - Loading & unloading of device dorvers - Exchanging infor the s/m specific cts/s/ls Vo 3/10 Mgmt: to & from the device. Secondary Storage Mgmt: - Disk Allocation - Dist Scheduling - Free Disk Mgst frotection S/ms: - levels of access permissions Log: Admis, standard, restricted etc. - deals with implementing the security policy. Interrupt Handler - me chanism for all external/internal intersupts generated by the stm. Kernel Space & User Space: The memory space at which the kernel code 19 located is known as Kernel space. Al uses applys are loaded to a specific area of sumary nimory & this mem area to referred as 1 lear Rhai






Swapping: The act of board loading the code into gout of m/m is termed as Swapping. - happens b/w m/m Edmin. Monolithic Kernel & Miuo Kernel: Approaches for building RO.S Kernel. Monolithic Kernel: All kernel services Run in the kernel space. All kernel modules eur within the same mens. space under a single kernel Ibread. - allows effective utilization of the lowlered Jeatures of the s/m. -draw back : error or failure in any of the kernel modules leads to the crashing of entire kernel app!? Eg: LINUX, MS-DOS. (Applications) Monolithic Kernel O-S services summing in kernel space Miceo kernel: incorporates only the essential set of O.S into the kernel. The rest of O.S scrvices are implemented in pyrus known as servers which euns in user space. Mem. mgmst, process mgmst, times mgmg & interrupt handless are the essential scevices which forms the past of the Alecenel. Eg: Mach, QNX, MINIC 3 Robustness: If a pb/m encour Geovers Appl's tered, in any of the services, the same canbe reconfigured E des establishe sons & Exestasted without the need 22 712 24 for restarting the entre O.S. (Mitao kemi)




Scanned by TapScanner

Integration of H/w & Firmware A State State State State Integration of h/w & flw deals with the embedy of firmware into the target hiw board. It is the process of Embedding Intelligence to the peoduct. A variety of technique are used for embedding the firmwale into the targetband. The commonly used firmwale embedding techniques for a non-OS based embedded sho are explained below. The non OS based embedded 8/ms store the formula erther in the onchip processor/ctaller memory or officing memory. 1. Out of \_ Circuit Programming: - It is performed autside the target board. The processor or memory chip into which the firmwale needs to be embedded is taken out of the target board & pymned with the help of a pymning device So The pymming device 18 à dédécented unif which contains the necessary blu cet to generate the s/ls. The sequence of op's for embedding the firmwale 1. Connect the pamming device to the specified post of PC (USB port). 2. Power up the device (LED 13 ON) 3. Escecute the pamming utility on the PC gensure proper connectivity established bles PC & Pgmmel. Incase of ellor, then off device power & try connecting. 4. Undock the ZIF socket by tuning the lock pin. 5. Insert the device to be paned into the open socket as per the insert 6. Lock the ZIF socket 7. Select the device name from the list of supported dences




Scanned by TapScanner

9. Pgm-lbe device by 'Pgm' option of whility pgm. 10. Wait till the completion of pynning op? 11. Ensure the pamming is successful by checking the status LED on the pymnes (Green Success Re'd for ellor). 12. Chlock the ZIF socket & take the device out of pymel. Now firmwale is success fully embedded into the device . Insert the device into the based, power up the board & test it For egd fnahtes. The major drawback - high development time Whenever the firmware is changed, the chip should be taken out of the derpt board for re-pgmming. This tedious & prone to chip damages The pymer faulitates pyming of only one chip at a time & it is not suetable for batch prod. -used in how volume pats & Proof of Concept Poc pott Development. In System Reogramming (ISP) · Paming is done 'within the s/m'; the firm/w. 18 embedded into the target device without removing it from the target board. The only pre-requisite is that The target device must have an isp support. Apart from The target board, PC ISP cable & ISP whiley no other additional how is egd for ISP. Chips supporting ISP generates the necessary paming sile internally, using the chip's supply voltage. In order to perform ISP opns the target device should be powered up in a special isp made. 15P mode allows device to communicate with an external host through a serial 1/2 such as a PC or terminal. The device lecienes inds & & date from the host




Scanned by TapScanner

Once 1St opns are completed, the device is reconfigured so that it will operate normally by applying a reserver re-power up. In s/m Pgmming with SPI Protocol: Devices with Sexial Peripheral 1/3 contains a built-in SPI 1/2 & the on-chip EEPROM or flash memory is gened through this iff. The primary 1/0 lines involved in SPI MOSI- Master Out Slave by MISO-Master In slave Out Sck - S/m cllc > RST - Reset Target Device CIDD - Ground of Target Device. PC acts as the master & target dence acts as the slane in ISP. The pgm data is sent to the Mosi pin of target device & the device Ack is originated from the MISO prin of the device. SCK pits acts as the clock for data transfer. A whity pgm can be developed on the PC side to generate the above SID lines. The target devue works under 511. 3. In Application Programming (IAP) - 18 a technique used by the firmwale Running on the target device for modifying a selected portion of the code memory. It is not first time embedding technique. It modifies the pgm code memory under the ctel of The embedded application. Eg: Updabing calibration data, look up tables I which are stored in code memory. A common entry pt. to these API soutines




Scanned by TapScanner

Functions are performed by setting up specific segs. are read by a specific opn & performing a call to the common entry pt The Boot ROM resident API insta which perform vanous fins such as pamming, exasing & reading the flash memory during ISP mode, are made available to to the end use weitten firmwale for IAP. The Boot ROM 18 shadowed with the user code memory in its address range. This shadowing is ctilled by a status bit when this status bit is set, accesses to the internal code memory in this adde sange will be from the Boot ROM. when cleared, accesses will be from the user's code memory. 4. Clee of Factory Programmed Chip: It is possible to embed the firmwale into the target processos/cteller memory at the time of chip Jablication stself. Such chips are known as Factory pammed chips'. Once the firmware disign is over Ethe fromware achieved operational stability, the firmware files can be sent to the chip fabricator to embed it into the code memory. - convincent for mass production applications & it greatly reduces the pdt devpt time. 5. Firmulare Loading for 0.5 based Devices: The OS based embedded s/ms contain a special piece of code called 'Boot loader' pgm which takes stal of the OS & appl firwall embedding & copying of the os image to the RAM of the stm for



Scanned by TapScanner

The Boot lader for such embedded s/ms comes as pre-loaded or it can be loaded to the memory using various infilf supported like ITACS. Types of Files Generated on Cross-Compilation Cross compilation is the peaces of converting a source code weitten in HLL (Embedded C) to a target processor/ctrillers understandable m/c code. The conversion of the code is done by she kinning on a processor/cteller which is diff. from the target processor. The s/w performing this op? is referred as Cross-compiler. Cross compilation is the process of cross platform sho ffles derpt. Cross assembling is similar to cross compiling the only diff. is that the code weitten in target processor/cteller specific assembly code is converted into its corres. m/c code. The appl converting Assembly inst to target processor/cteller specific m/c code is known as cross assembler. The various files generated during the cross compilation cross assembling process are: Lest fle(.lst), Hex file(.here), preprocessor Output fde, Map file, object file (.obj).




Scanned by TapScanner

List File (LITFILE) and a contract and that and Listing file is generated during the cross compi-lation process & it contains an abundance of infrabout cross compilation process, like cross compiler details, formatted source text (°C' code), assembly code generated from the source file, symbol tables, errors detected during cross compilation process. An 29: sample.c. The list file generated contains the follo. sections. Ofage Header. A header on each page of the listing file which indicates the compiler version no, source file name, date, time Epage no. C51 compiler V8.02 Sample 5/23/2006 11:29:58 page1. "Command hine: represents the entire cand line that was used for invoking the compiler. C51 Compiles V8.02, Compilation of module semple Object Madule placed in Sample. obj Compiler invoked by: c: Keil (CSI)BIN (CSI. exe sample. C Beowse & Debug object estendede LISTINclude symbols. 3) Source Code: The source code listing outputs the line no as well as the source code on that line. Special erors compiler directines can be used to include or exclude the conditional codes in the source code listings. Assembly histing: contains the assembly code generaled by the crocs compiler for the 'C'Source code. Assimbly code generated can be excluded from the list file by nong special compiler directmes.




## Scanned by TapScanner

Symbol Lusting: contains symbolic info about various symbols present in the cross compiled source file. Symbol lishing contains the sections symbol name symbol class(structure, type def) memory space, datatype i offset & size in bytes. NAME CLASS MEPACE TYPE OFFSET SIZE. stop revolus, estors to the Dochule mormation: provides the size of initialized Euninitialized memory useas defined by the source file. Wornings & Errors: records the errors encountered or any statement that may create issues in appl? during cross compilation. C51 Compilation Complete. Owarnings(S), O Euror (S) Preprocessor Output File: contains the prepiocessor output for the preprocessor inst's used in the source file. It is used for verifying the op? of macros & conditional preprocessor directives. File extension of preprocessor output file is cross compiler dependent. Object File (0BJ file) ! The format/internal sept of the OBJ file is cross compiler dependant. OMF51 or OMF2 are the 2 objects file formats supported by (5) cross compiler The list of some of the details stored in an objt file. I Reserved memory for global variables 2. Public symbol (Variable & In ) names. 3. External symbol Grariable & fn) names 4- Libeary fles which to liste




Scanned by TapScanner

Page No : Map File: The objt files created are serlocatable codes, le; their loch in the code memory is not fixed. It is the responsibility of linker to link all these objt files. Lisking & locating relocatable obst files will also generate a list file called linker list file or map file. Map file contains in fr about the link/locate process E is composed of no-of sections.) The diff. sections listed in a map file are cross compiler dependant. Page Header - verlinker version, date, time & pgno. Commandhine \_ entire command line for invoking thelike Details- about target CPU & mem. model Cisternal data memory, ext. data mem, paged data mem). eg: Memory model: Small. C. AN ICICADO Maput Modules : names of all objt modules, & liberey files & modules that are included in the lenking process. Memory Map - lists starting address, length, ee buton type & name of each segment in the pgm. Symbol take: contains value, type & name for all Symbols from the diff. 1/p modules. Program Size: size of various memory areas as well as constant & code space for the entire appl. eg: Pgm size: data = 301 redata = 0 code = 1079 Waining & Errors Here file ( HEX): - (binary executable file created from the source code The absolute objt file created by linker locator 18 converted into processor understandable code. The atility used for converting an obst file to a here file is known as Objt to Hex file conveter. Hex files embed




Scanned by TapScanner

Disaysembler/Decompiler Dissassemble - converts m/c codes into farget processor specific Assembly codes/inst?s. This process is known as Disassembling. Decompiler - for translating m/c codes into corres. HLL inst?s. D Disassembler/Decompiler are deployeel in reverse engy. powerful tools for analysing the presence of malicions codes in an executable Image. - Available as freewale tools readily available or commercial poils. Dissussemblers/ decompilers generate a source code which is somewhat matching to the original source code from which the binary code 18 generated. Simulators, Emulators cone to & Debugging: it in the bas Simulator is a slu tool used for simulating the various conditions for checking the frality of the appl firmware. The Integraled Derpt Environment (IDE) itself will be providing simulator support & they help in debugging the firm. ware for checking its required thatty. For eq:, if The patt ander devpt 19 a hemdheld device, to test the fhalines of the valious menu & user 1/fz a soft form model of the palt with all UI as given in the end of patt can be developed in s/w. Emulator is a k/w device which emulates the fnalities of the target device & allows real time




Scanned by TapScanner

Simulators Simulators simulate the target how & the firmware exa can be inspected using simulators. Features: Features: 1. Purely s/w based. 2. Doesn't require a real target slm. 3. Very primitive 4. Lack of Real-time behaviour. Advantages: 1. No need for original target Board: IDE's she support simulates the CPU of the target board. Since the real the is not required, firmware derpt constart well in advance immediately after the device 'If & memory maps are finalised. This saves devpt. time 2. Simulate 10 Peripherals: Simulator provides the option to simulate various 1/0 peripherals. Using simulators 1/0 support you can edit the values for 1/0 registers & can be used as the 1/0 value in the firmwale es? Hence it eliminates the need for connecting yo devices for debugging the firmwarke. 3. Simulates Abnormal Conditions: It helps the developer to study the behavious of the firmware undes abnormal 1/p cond's. Disadvenstages: -> Deviation from Real Behavious! Simulation based. Jimware debugging is always carried out in a devipt envit where the developer may not be able to debug The firmware under all possible comb's of 1/p. The




Scanned by TapScanner

Hack of timeliners: - it is not real-time in behaviory. A real apple the 1/0 cond's may be varying . Simulation goes for simulating those cond's for known Trakes. Emulators & Debuggers: Debugging in embedded appl" is the process of diagnosing the firmware ex, monitoring the target processor's regs. & memory while the firmware 13 unmy and checking the S/ls from various buses of the Enbedded blw. Debugging process is classified into Thus debugging L) flu debugging. Hew debugging deals with the monitoring of various bus slls & checking the status lines of the target h/w. Flw debugging deals with examining the firmwale express flow, changes to various CPU regs & status regs. on exh of firmwale to ensure that the firmwale is suming as per the design. Incremental EEPROM Buining Technique: The code is separated into diff. Fnal code units . Instead of burning the estile code into the EEPROM chip at once, the code is burned in incremental ordes, where the code corres. to all fnahtes are separately coded, cross compiled & biened into the chip one by one. If the 1st fallety is found working perfectly on the charget board with the corres. well burned into EBPRONS, go for burning the code corres. to next fhality & cheele whether it is working. Repeat this process fill all the Inalities are covered. Ensure that




Scanned by TapScanner

has delinered a correct result. If the code Corres. to any fality is found not giving the expected result, fix it by modefying the cade & then only go for adding the next frality for buining into the EEPROM. Inline Breakpoint Based Firmware Debugging: - Within the firmwale where you evant to ensure that firmware esc is reaching upto a specified pt. insert an inline debug code immediately after the pt. The debug cade is a printf function which prints a string as per the firmware. You cam insert debug codes (printfe) ands at each pt. where you want to ensure the firmwale each is covering that pt. Cross compile The source code with the debug codes embedded within it. Burn the corres. her file into the EEPROM. You can view the printfr generated data on the Hyper. Terminal If the firmwale is error free and the err occurs properly, you will get all the debug msgs or the Hyper Terminal. Eg: 11 First Isline Debug Gode. printf ("starting Config"..."); Target Debug : Hyper Terminal Configueations ... Starting Config" --End of Confign 1/ Inline de bug code ensuing er Beginning of firmulare En printfl "End of Conf"); End of code segment ! printf("Beginne of Firmwale en "). Ode Segment --printfl"End of code segment ! ").




## Scanned by TapScanner

Montor Reogram Based Firmware Debugging: Monitor pgm which acts as a superisor 18 developed. The montos pgm - ctels the downloading of user code into the code memory - inspects & modifies leg/memory locks - implements debugging fins as per predefined and set from the debug apply 1/f. All the above for all done acc. to the and recieved from the secial 1/f, the The entire code handling the command reception & corres. action implementation is known as the month pgm. The most type of 1/f blu target board & debug apple is RS-232C secial 1/f. After successful competion of the montor pgm, devpt, it is compiled & burned into flash memory or Rom of the target board. The code memory containing the montor pgm 18 known as the Montor Rom' Montor Jarget CPU RM RS 232 Seriallink polougger Host PC Jarget board. The montor point Contains: - Cond 1/1 to establish comm with the debugging apt? - Firmware download option to code memory Examine Emodify peacessor regs- Eworleing minury. - Single step gam ents




Scanned by TapScanner

Drawbacks: shrinks the total available memory to 64k mm. Est needs to accompose all kinds of mem. lgmt : - Hence the secial port of the target processor becomes dedicated for the mometor apply & it commot be used for anyother device /fing. In Circuit Emulator (ICE) Based Firmware Debugging A hlw emulatoor is chelled by a debuggee apple eurning on the devpt. PC. The debuggee appl<sup>m</sup> may be part of the IDE het emplatos. RS232/USBable Emilator Debugger Jarget board 1/f ICE Appl 1301 PE is soondals L Target Board lines The emulator s/m contains - the follo. Inal muts. Demulation Device: replica of the target CPU which reciences various sles from the target boad through a device cidaptor connected to the target board & performs the appt ex of flu under the stal of debug ends from the debug appl. The emulation device can be either a standard chip same as the target processor or a fignmable Logic Device (PLD), configured to fu as the target cpu. Demulation Memory: It is a RAM in the Emulator Device. The original EEPROM memory is emulated by the RAM of emulator. This is known as 'Roy Emulation' - It acts as a trace buffer in debugging. Trace buffer 13 a memory pool holding the inst's executed by th



Scanned by TapScanner

3. Encelator del Logic: is the logic exts used for implementing complexe the breakpts, trace buffer trigger detcickon, trace buffer pool chel. 4. Device Adaptors: act as an iff blue the target board & emilator. A They are normally pin to pin compatible sockets which can be inserted into the target board. On Chip Fimware Debugging (OCD) incorporate a declicated debug module to the existing achitecture. OCD module implements deducated regs. for stelling debugging. The s/l lines: 1. Test Data in (TDI): used for sending debug ends serially from remote debugger to target procertor-2. Test Data Out(TDO): Transmit debug response to the remote debugger from target CPU. 3. Test clock (TCK): synchronises the secial data transfor 4. Test Mode select (TMS): sets the mode of testing 5. Test Resel- FTRST): It is an optional sll line used For reseting the target CPU. Target Haudweise Debugging ->varions h/w related reasons: \* dry soldering of components America conn's in PCB \* misplaied components




Scanned by TapScanner

Date : The various h/w debugging tools used in Embedded Pat Deept 1. Magnifying glass: to view minute components inside the watch in an enlarged manner so that they can early work with them. Its a visual inspection tod. With magnifying glass, the surface of the target board can be examined Thoroughly for dry soldering of components, muling components etc. 2. Multimeter: for measuring various electrical quantities like voltage, current, censtance, capacitance, transfor, cathode, & andle identification of diadeck 3. Digital CRO: cathode Ray Oscilloscope used for wave form capturing & analysis, measurement of 8/l strength etc. - analysing interference noise in the power supply line & other s/l lines. 4. Logic Analysel: for capturing digital data (120) from a digital detry. It contains special connectors & clips which can be attached to the target board for captury digital data. and Agent & the part 5. Function Generator: an i/p 8/2 Simulator bol. -peoching various periodic waveforms like sine wave, square wave, saw tooth wave etc. with diff. Frequencies & amplitude. and any and the and the set of the set 1223 - 223 12 - 234 2010120V 19




The Embedded 3/m Development Envt: Ref Fig 131 The deept. envt. consists of a Deept Computer or Host which acts as the heart of the devpt. envit, Integrated Devpt. Envir (IDE) Tool for embedded firmware devpt & debugging, Electronic Design Automation (EDA) Tool for Enbedded h/w design, An emulator h/w for debugging the target board, fignal sources for simulating the 1/ps to the target board, Target th/w debugging tools & target thw. Integrated Deept Envt. (IDE) - An integrated envi. for developing & debugging the target processor specific embedded firmwale. IDE 18 a s/w package which bundles a "Jest Test Editor" (Some Code Editor), 'Cross Compiler (for cross platform derpt & Same platform derpt). Linke & Debugger. Some IDES may provide 1/2 to target board emulabors, Target processor's Flash memory programme elc. incorporate other she deept. atilities like version dil Jool; Help file. IDEs can be either command line based or civi based. Crui based IDEs provide a Visual Durpt Envt with mouse click support. MPLAB 13 an IDE bod, Keil UVision 3, Code Waenor Keil UVision 3 IDE for 8051 ! 8051 family Metalles based embedded firmwale derpt. ->It contains various menu options, a project window showing files, Reg. view, Books & Functions Tab to an old window




Scanned by TapScanner

Features -> Create New Project, Sane, popup dialogs Bosc -> Target CPU Vendor selection -> Target CPU Selection -> Startup file addition to the project. -> Writing the first Embedded 'C'code. -> Adding files to the Project. -> Output File creation settings. -> List File generation settings -> Firmware Debugging options -> Target h/w debug serial link confign. -> Target flash Memory Paming Confign -> Conversion of the Embedded c 1gm to 8051 M/c code. -> Linking all objt files. -> Cross Compilation. -> Beeakpoint insertion & Debugging. 1) It has a faulity for defining a processor family as well as defining its version. It has source code eng. tools which incorporate the editor, compiler for C;. 2) It has the facility of a user-definable assembles to support a new version or type of processor. provides multiuse envi. 3) The design process devides into no. of subports. Each pgmer is assigned independent but linked tasks. (4) It simulates how unit like emulator, peupherals & 1/0 M'devices on a host slm. It supports conditional & unconditional break points. 5) It debugs by single stepping, synchwonizing the int. peripherals



Scanned by TapScanner

Date : MODULE V -> Operating 8/m Basics -> Types of O.S -> Task Scheduling -> How to choose an RTOS. Question Bank: 1. What is monolethic & miraoleernel? Which one is widely used in RTOS ? 2. What is the diff. b/w bit Kernel & RT Kernel? 3. Explain fra 201 RTKernel. 4. What is the task costrol Block. Structure of TCB. 5. Differentiate b/w Hard & Soft Real Time 8/mg? gine Eg: 6. Escolain task & process in O.S. 8. What is task scheduling in the O.S? 9. Different queeus associated with process scheduling. 10. Diff hypes of non preemptice scheduling Algons. Ments & demerits of each. 11. Explain preemptine Scheduling Algms? 12. Explain RR Scheduling. 13. Explain starbahon in Scheduling. 14. 3 processes with process 10s Pipe, Ps with extime Rection in the order P2, P3, P. Peaces P4 with




Scanned by TapScanner

queue after 8 ms. Calculate waiting time & TAT for each process & Avg also in the FIFO Schedul 15 Explain the diff. ford & non foral squets well to be evaluated in the selection of an RTOS.




> Types of Operating 8/m: -> Depending on the type of kernel & kernel services, purpose & type of computing 3/ms, O.S are classified into diff. types. 1. General Purpose Operating System (1005): -> l'ernel 13 more generalised & it contains all kinds of services required for executing generic appl's. Their services can inject random delays into apply sho E may cause slow responsiveness of an appl' at mexpected times., windows xp/145-Dos etc eq: 2. Real Time Operating Systems (RTOS) Real Time implies deterministic timing behaviour. Deterministic timeng behaviour in RTOS content means the O.S services consumes only known & expected amounts of time regardless the no. of services. Rias implements policies queles concerning time critical allocation of a 8/m's resources. Eq: Windows CE, QNX, VXWorks etc. The Real Time Kernel: Real Time Kernel 18 specialised & it contains only the minimal set of services required for unning the user appl"s The basic for af a Real - Time Kernel are: \* Task/Process Mgmt \* Task/Process Scheduling \* Task/ Process Syncheonization \* Error/ Ecception Handling \* Memory Mgmt, \* Interrupt Handling & Time Mgmt. Task/Process Mgmt: Deals with setting up the memory space for the tasks, loading the task's code into num. space, allocating s/m resources, setting Task Costeo/ Block.




Scanned by TapScanner

TCB contains: Task ID, Task state, Task type (hard/shft &) Task priority, Task Content Pointor, Task Memory Ptr. (code mem., data mem., stack memory). Task 8/m Resource Ptr, Task Pointers Task Mymst service atcluses the TCB of a task in The follo. way: -> Creates a TCB for a task on creating a task -> Delete/remove the TCB when task is terminated -> Reads TCB to get state of a task -> Update the TCB with uploaded parameters on need hous: bans. -> Modefy the TCB to change the priority of the Task Scheduling: FIFO/FCFS Scheduling: Eq: 3 processes with with process 1Ds P, P2, P3 with estimated completion time 10,5,7 ms respectively enters The ready queue together in the order P1, P2, P3. Celculat the waiting time & TAT for each process & avg where and TAT avg TAT. P1 P2 P3 K 10 15 22 K 10 15 22 K 10 15 22 Aug wit= wt. for all processes waiting time for  $P_1 = 0 ms$   $p_2 = 10 ms$ No. of processes  $P_3 = 15 ms$ Avg wt = (0+10+15)/2 = 8.33 ms.






Turn Arro Leound Time: Time spent in Ready Queue + Exn Time. TAT for P1 = 10ms P2 = 15ms Avg TAT = (10+15+22/3 = 15.66ms P3 = 22 ms Avg: Exp + ime = (Exp + ime for all processes)/No. of provides= (10+5+7)/3 = 7.33Agen AugTAT = Avg wt. + My Ext time = 8.33+7.33 = 15.66ms Last Come Last Serve (LCFS/LIFO) Scheduling Eq: 3 processes P1, P2; P3 to, with estimated completion time 10,5,7 ms. enters ready queue in the order P1, P2, P3 Calculate the waiting time and Teren Around Time for each process & the Avg wt. & TAT. Assume all the praimed contain only CPU op? & no Yo op's are involved. TAT for P1=10ms P, P4 P3 P3 0 10 16 23 28 4 26 26 7 5 7 5", Pq=11ms 1, P3=23ms wt time for P1 = 0ms 11 P2 = 28mg A vg A TAT = (10+11+23+28)  $n P_4 = 5ms$ "> Pz=16ms = 18 ms  $P_2 = 23ms$ Aug wit = (0+5+16+23) = 11ms.




Scanned by TapScanner

Shortest Job First Scheduling: In SJF, the process with the shortest estimated sum time is scheduled first, followed by next shortest. Example: 3 processes Pi, Pz, P3 with ear time 10, 5, 7ms. m respectively enters the ready queue together Calculate the waiting time & TAT for each processes & Arg. wt. & TAT in SJF Algm. P2 P3 P1 TAT foo P2 = 5ms Avg TAT= (5+12+22)/3 the ting wt time for =13 msP2=0ms Wt. nme for Pg= 5ms Avg & time = (10+5+7/2 ?, P1=12ms = 7.33 Avg wt. hime = (+5+12)/2 AvgTAT = 5-66+7.33 = 5.66 ms no Vo opes an inviduad. = 13 ms Comp Prionty Scheduling, ensures that a process with high priority is serviced at the earliest compared to other low priorty. processes in the Ready quere. The priority is a s. ranging from a to the max perority supported by the 0-3- 9 Example: 3 processes Pip P2, B3 with en time 10,5,7 m 8 & peiorities 0,3,2 respectively enter the ready queue fogether. Calculate the wit & TAT for each provers &




Scanned by TapScanner

Pr Pz TAT for PI= LOMS 0 10 TAT For P3 = 17ms 22 +10->+7-×-5-> Cone = 11 = TAT for P2 = 22mg. Wt time for P1 = oms Avg TAT = (10+17+22)/3 art. time for P3 = 10ms wt. time for P2 = Hms =16.33ms Avg wt time=(0+10+17)/3=9ms. Count of the C.S Kernel Preemptive Scheduling: The scheduler can preempt the currently executing task/ process & select another task from the ready queue for er? Ptime based premption Spriority based preemption. Preemptine SJF Algon (Shortest Remaining Time)! - soots the Ready queue when a new process enters the Ready grove & checks whether the ex? time of the new process is shorter than the remaining of the total estimated time for the currenty executing process. If the ex time of the new process 18 less, the currently executing process is preempted & the new process is scheduled for en?. Eq: 3 processes with P1, P2, P3 with ex time 10, 5, 7m enters the ready queue together. A new proces P4 with ex dime ans enters the heady quine after 2ms. P2 P4 P2 P3 P1/ wt. time for 1/2 = Oms+ (+2) 2 4 7 14 24 Wt. time for Pg = 0 mg. k2 \* 2 \* 3 \* 7 \* 10 d Wt. time for Pg = 7 mg. Wt. time for Pg = 7 mg. Jund = 1 con TAT= 2mg.




Scanned by TapScanner

TAT for la = -Ims Avg TAT = (7+2+14+24)/4 TAT for P4 = 2ms TAT for P3 = 14 ms TAT for P1 = 24ms = 11.75ms Round Robin Scheduling: The time slive is provided by the times of tick feature of time mgmt unit of the O.S kemel: R-R annt of CPC time for ex?. If a process terminates before the clapse of the time slice the process releases The CPU voluntarily & next process in the greve is scheduled for exa by the scheduler. Example: 3 Processes with process IDs P1, P2, P3 as with ex hime 6, 4, 2ms. respectively, enters the ready quene together in the order P2, P2, P3. Calculate wt. time & TAT for each process & the avg wt. time & TAT.  $P_1 \quad P_2 \quad P_3 \quad P_1 \quad P_2 \quad P_1$ < 2 4 2 6 2 8 2 10 2 12 < 2 2 2 2 2 2 2 10 2 12 Wt. hme for P, = 0+(6-2)+(co-8) = 6 ms 17  $P_2 = 2 + (8 - 4) = 6 m_s$ .  $h P_3 = 4 ms$ Avg wt-time = (6+6+4)/3 = 5.33mg TAT for P1 = 12ms 1 P2 = loms 11 B3 = 6 ms




Scanned by TapScanner

Provity Based Preesphine Scheduling: Any high priority process entering the Reading queue is immediately scheduled for ex" whereas in The non-preemptine scheduling any high priority preses entering the Ready queue is scheduled only after currently executing process completes its 22" or only when it volumtarity selingwishes the CPU. Example: 3 processes P1, P2, P3 with ex? time 10, 5,7 ms 3 puosities 1,3,2 respectively enters the ready queue together. A new process la with es extrime time time priority o enters the ready queue after 5ms of start of exp of P. Pi Py Pi P3 P2  $at . time for f_1 = 0 + (11 - 5) = 0 + 6 = 6 ms$ ))  $P_4 = 0 \text{ ms.}$ ))  $P_3 = 16 \text{ ms.}$   $Avg_Wt. time= (6+0+16+23)/4$ ))  $P_2 = 23 \text{ ms.}$ = 11.25 mc. = 11-25 ms. TAT for P1 = 16 mg Ayg TAT = (16 + 6 + 23 + 28)/4= 18.25 ms TAT for P4 = 6ms TAT for P3 = 23ms TAT for P2 = 28 mg an RTOS > How To Choose A lot of factors needs to be analysed before making selection of an RTOS. They can be functional




## Scanned by TapScanner


Functional Requirements: Processor Support: It is essential to ensure the processor support by the RTOS. Memory Rgmts: as requires ROIY memory for helding the O.S fibs & it is normally stored in a non-volable memory like flash. Since embedded s/ms are memory constrained, it is essential to evaluate the minimal ROM ERAM sympts for the O.S under Consideration. 'Real Time Capableties : The task scheduling policies plays an imp. rde in the Real - Time behavious of an O.S. Analyse the real-time capableties of the O.S. under consideration & the standards met by the O.S Jos real time capabilities, Kernel & Interrupt Latency: The lornel of the O.S may disable interrupts while executing certain services & it may lead to interrupt latency Inter Processe Communication & Task Synchronization: The implementation of Inter process Comm & Synch. is O.S kernel dependant. Certain kernels may provide a bunch of options whereas others provide very limited options. Modularisation Support: Most of the O.S provide a bunch of features. At times it may not be recessary for an embedded pdt for it's functioning. It is useful if the OS supports modularisation where in which the developes can choose the essential modules & se compile the O.S image for functioning Support for Naving & Comm? The OS kernel may provide stack imply & driver support for a bunch of



Scanned by TapScanner


Development Language Support: Cortain O.S. applie the sun time libraards egd for summing applies weitten in lang. like Java & C.H. A JVM customised for O.S is essential for summing Java appl's. Non-functional Requirements: 1) to Custom Doneloped or off the Shelf! Depending on the of an OS suiting the embedded s/m needs or use an off the shelf, readily available 0. S, which is either a commercial pet or an Open Source pdt which is in close match with sto squats.





Scanned by TapScanner

Interrupt Handling in RTOS -> Handling of various types of interrupts. Interrupts inform the processor that an external device or an associated task requires immediate attention of the CPU. Interrupts Asynchronousy execting task Synchronous Interrupts: occuss tin sync with the currently executing task. Eq: S/w interrupts. like Devide by zelo, segmentation error etc. Interrupt handler suns in the same context of the interrupting task Asynchronous Interrupts: occurs at any pt. of exh of any task, & are not in sync with the carently executing task. The interrup to generated by external devices connected to the processos/cteller, times overflow interrupts, serial data transm interrupts. are examples. For asynch. interrupts, the interrupt hundles 18 usually written as separate task & it runs in a deff. contest. A context switch happens while handling the asynchronous interrupts. Priority levels can be assigned to the interrupts & each interrupts can be enabled or desabled individually. RTOS kernel implements Nosted interrupti archite it allows the preppe comption of an ISR, servicing an interrupt, by a high Noto must.



Scanned by TapScanner

## RTOS & Fanctions


- An RTOS is multitasking O.S for the apply needing meeting of time deciallines & fring in real time constraints. Real time constraint means constraint on time interval blu occurence of an event & s/m expected response to the event.
- IRTAS Services (Functions)
- Basic O.S. fins: Process Mgmt, Resource mgmt, device mgmt Vo devices substrus & n/w devices & substrus mgmt. Process priority mymt? user level priorities allocation, called priority allocation Istatic priority allocation or real time paronité allocation is permitted.

Process Mymt: preemption: The RTas kernel preimpts a lower priority provers when a mig or event for which it is waiting de eur higher priority process takes place. Peques phonty memb phonty Inheritance: Priority. inheritance enables à shared resource in low priority Jask

Pières predictability: A predictuble timing behavious of The smig a preditable task synchronization with min. ditter


Mem. Mgmt: protection: In BTOS, Threads of appl pgm com un in kornel space. The seal time performance becomes high. A Thread can access the kernel codes, stack & data mem. space, & This could lead to cuprotected kernel wale

Men mymt. MMU: Erther by clisabling the me of My




Scanned by TapScanner

Memory Allocation: In RTOS, men. allog", 13 fast when there are fixed length mem. black allerations RTOS scheduling & Interrupt Cating etal fis: Times for Etime ngrot: provides for timer finitions There is time allocation & de allocation to othern officing in given timing constraints. Augnith: Yo furne. IPC syncheonization firs: semaphores, mailboxes, may quenes, pipes, sockets & RPCs. Spin locks: Spin locks for cutical section for oling (burgeneting time sliving: of en of prousses which have equal provity. and & foffaca time operability! RTOS Task Scheduling Models: - Cooperative Scheduling Model: (FIFO & pmonty) -> sequenhal ex" (FIFO) > Peas per precidence (priority) 2. agelie & Round Robin Scheduling. OCyclic Scheduling: Bach of the N tasks in a cyclic "scheduler completes in its allotted time frame when the time frame size is based, on the deadline A cyclic scheduler is clock driven & is use ful for The periodic taylos. It repeats the schedule devided affer computations bused on the period of occurrences of task instances. Each task has the same prosty for each in the cycle mode. (2) Round Robin Jime Sheing




Scanned by TapScanner

3. Preemptine Scheduling Model: A disader. of the cooperature scheduler is That a long exch time of a bar priority task makes a high priority tash want at least with it finishes. A Recemptine: A higher provity task takes control from a lower peronty task. A higher priority task switches into summing state after bling the low prionity task. Scheduling using earliest deadline first (EDF) Precedence Aperiodic taste is one in which the period of occurence is not known because it may not be known when an event can occur . For eq:, an event of receiving a phone call is aperiodic even F. Sporadic task: has periods of bursts when the tash events occur A deadline 18 the period in which a task must finish. A task which has a least deadline that is which has little time left for completion, must be scheduled first. This algen of the scheduler is lenows as EDF algon. EDF precedence: when a task becomes ready, its will be considered at a scheduling point. The scheduler arrigh any priority. It computes the deadline left at a scheeling pt. Schednling pt is an instance at which schedules bles the enning task & recomputes the deadlines & euns the EDF algon & finds the task to be un. An Epf algon can also maintain a priority queue based on the computation when the new task inselfs. 5. Rate monotonic Scheduling using ingher late of ount Occurence First' precedence. (RMS) : RMS computes perorities, p, from the rate of occurrice of the tasks




Scanned by TapScanner

6. & Fixed (static) Real-Time Scheduling Mgdel: Every task is allotted fixed schedules to em. Let there be intasks & in real fine elle interrupts, the scheduler can thus arign each task a fixed schedule. Each task undergoes a ready place to unning place transition on the time outs of the cordes. timer. A scheduler is said to be using a fixed time scheduling method when the schedule is static & deterministic. An Scheduling Models for Penodia Sporadia & Aperiodi & Postes Performence Metric 1. Ratio of the sum of interrupt latences w.r. to the sum of exa times. 2. CPU Load. 3. Worst case est time w-r. to the meanent A preemptine scheduler must take into account 3 types of tasks separately. I.An aperiodic task needs to be preempted only one. 2. A periodic task needs to be preempted after the fixed provids & it must be executed before its next peemption is needed. 3- A sporadic task needs to be cheeleed for preempton after a minimum time period of its OFFELBLARD V




Scanned by TapScanner



parameters for the tasks. No ise instighted black

\* RTOS provides for rushing of ISRs. This mean a running ISR cano be interneted by a higher prointersupt & higher priority ISR starts energy bloc the running of low priority ISR. \* A task cano wort & take the megs (IRCS) & pest the mags using the sim calls. \* A task or ISR should not call another task of Each ISR free or task has to be under the cente of the RTOS. S Each ISR Design Consisting of Shorter Code: As ISRs frame higher priorities over the tasks the ISR code should be made short so that task denet want longer to execute. A design principle






3. Design in the form of tasks for the better & Recelichal Response time Contiol: The RTOS provides the ctal over the response time of diff. tasks. The different tasks are assigned diff. priorities & those tasks which s/m needs to execute with faster response are separated out 4. Design in the form of tasks for modules design. S/m et multiple tasks makes the design modular. For eg: in a mobile phone device, we consider the mer key 1/p & display as separate tasks. 5. Design in the form of Tasks for Data Encapsulation S/m of multiple tasks encapsulates the code & data of one task from the other. 6. Design with Jaleing care of the Time spont in the S/m calls: The expected time in general depends on The specific target processor of the embedded ston & the men access times in order to provide the relative magnitude of the time taken for basic actions at a preemptive schedules, a new parameter is defined. It defines the Aime taken for anaction by an RTOS scheduler in terms of an assumed scaling parameter S. Semphasizes the relative magnitudes of esin times for various actions in a typical RTOY



Scanned by TapScanner

Design with using Interrupt Service Threads or Tasks: -for servicing the interrupts, there are 2 levels, fast level ISRs & show level ISTS, the perioritres & -Pirst for ISRs, then for ISTS & the perioritres &
Besign each task corth an Infinite loop from Start (Idle state) up to finish (Lost state): Each task thas a while loop which never terminates. The tas which gets the s/l eums or takes the IPC for which it is waiting, sums from the pl. where it was blk or preempted.


 Limit the no. of of tasks & select the appropriate mo of tasks to increase the response time to the tasks, better ctel over shared & reduced memory report of or tar preemption in place of time driving. The task of highes priority preempts the low priority tasks & ISRs preempt the tasks. The ISRs time trigher priorities forces ISTS & ta ereating & deleting tasks later. The only adv. of deletin is the availability of addinal mem. space.
 Use Idle CPU Time for internal functions: The cPU may not be running any task. The CPU at that historic may associate the RTOS for the fille. Bood off.



Scanned by TapScanner


B. Design with Memory Allocation and De-Allocation by the task If memory allocation & deallocation are done by the task the no. of RTOS functions is the reduced. This reduceds interrupt latency periods as exa of these fus takes significant time by RTOS whenever the RTOS 14. Design with taking case of the Shared Resource or Data among the Fat Tasks: The ISR coding should be like a reentrant function or should take care of phil from the shared resonnes or data such as buffer or global vouiables. 15. Design with hierarchical & scalable Limited RTOS fus. Use an RTOS, which is hierarchical as well as scalable so that has only the needed firs are at the ported section of keenel with the rest left outside. Here Hreselchical RTOS The darked. The 15Rs town higher prior her down in Astal








CS404: - ENBEDDED SYSTEMS MODURE = DI > Networked Embedded Systems Each specific 10 device may be connected to others using specific interfaces; For eq: 1/0 device connects & iffeed to an LCD chiller, keyboard chiller or prist chelles wing specific 1/8.5. Bus communication simple fies the no of conn's & provides a common protocol for interconnecting diff or same type of Yo devices. Any device that is compatible with a s/m's 10 bus can be added to the sim & a device that 13 compatible with a particular 1/0 bus can be integrated into any slow that uses that type of bus. This makes stors that use 10 buses very flexible; as The main discidrantage of an 10 bus 13 That each bus has a fixed bandwickth that must be shared by all the devices, which connect to the bus. Embedded sloss connected internally on the same IC or slows at very short, short & long distances E can be plused using the follo. Types of 10 buses, each Ining ace. to specific distances. D'Using a serial 1/0 bus allows a computer or cheller or embedded stor to ilf new with a wide range of Vo devices without having to implement a specific If for each 1/0 device . When the 1/0 devices in the distrituted 10 devices in the distri. ambedded 8 ms are shied at long distances of 25 cm & above can communiate through a common serial bus. A serial bus have very few




Scanned by TapScanner

very short destances without having to implement a specific 4f for each 1/0 device. Cparallel comments. 3) Using the internet or internet, a computer, ctally or embedded sm's yo devile can interface globally & aan new with other slows or computers & a wide sange of devices in the distain spore. (4) Using wireless protocol allows a handheld computer, cheller or embedded of No device to iff & n/w with a no. of handheld lo devices at short distances upto 100m using wireless personal Aug. Nhu. Embedded stops are distributed & n/wed using serial or parallel bus or wireles for protocol 3/6 E appropriate h/w. each but has a direct paractic chill - that must RAM and Asia ROM Velo 20 10 10 Memory Bus. processor Addr. Bus ofsImA PataBus 8 Can De. 13/ 52 Contra Bus Neithe aviend. BUPRA CRE to a collowing the Constructor CH Senal Vo Bus Voderice/f Voderice VE Voderice lo device If Vo device VF proubinE ProcusorF Processor B Processor C Processor D A processor of embedded s/m connected to s/m memory bus & newed to other stars through a serial bas




Scanned by TapScanner

Serial Bus Comm' Protocols: f>I°C Bus CAN Bus. TC Bus: There are no. of device chts in a no. of processes in a plant, one 12 each for measuring temperatures & pressures. These ICs mutually nho Shrough a common synch. serial bus. I'c (Inter IC connect) bus is popular bus for these clits. There are 3 1th bus standards. \*Industrial wokps 12c \*100kbps SMIC \* 400 lebps 12C. - developed at Philips Semiconductors. The IRC bus has a lines that carry its s/ls. one line is for clock & one is for bidirectional data. Slls ming during a transfer of a byte when using the Pc Close 1C2 clock 8 [ clocket 1G -> start bit Format of SDA bits at 1°c bus >start adds. bit -> Read/write indicating Serial Data bit 0 >Actino ledgement bit 1635 EDURENY consister prio -> Data bits




Scanned by TapScanner

CAN Bus No. of devices & ctellers are located & distributed in a sa cai. An automobile uses no. of distributed embedded chillers, including those for the brakes, engine, electric power, lands A/c, meter display et. CAN(Controller Area N/w) bus is a standard bus in distributed n/w. Embedded cheller I CAN chilla BlosA CANCEAHO CAN Jalles CAN Scheller Embedded stm Embedded challes Embeddel Embedded ctailersime) (ctalsime enginetalit engras \* Start bit R to Datas Eronorstron. 3) bit\_ chill field. \* 12 (Recuesine) 6 bit chilled 0-24 USB Bus. Universal Serial Bus 18 a bus blu host 3/m & no. of interconnected peripheral devices. A max of 127 devices cambe connect to a host. It provides à fast apte (upto 12Mbps) & as well as a low speed (upto 1.5 Mbps) Berial transm? & Reception blu host & serial devices. A USB host, which includes staller for fn as bus master can connect flash memory cards, per like memory devis digital comera, printer etc. There are 3 standed



Scanned by TapScanner

-USB 2-0 Chigh speed 480Mbps 25m chanel - wireless USB (high speed 480Mbps 3m) -> A USB device can be hot plugged (attached), configured & used, reset, reconfigured & used. it can share bandwidth with other devices, detached Eleattached. USB hast connects to devices or moles using USB post doriving saftware & the host stalles connected to a root thub. USB supports à types of pipes 1. Stream with no USB defined protocol 2. Default Control providing access. 3. Message for the ctal fins. pipes configured for the following: a) data banelwidth to be used 6) transfer service type c) buffes sizes. Fir Wire IEEE 1394 Bus Standard is a high speed BooMbps serial bus for interconnecting a s/m with multimedia streaming devices & s/ms. Eg: Digital video Cameras, digital Cam seconders, DVD, Bet top boxes etc. Advanced Berial High Speed Buses. -> for Romethubed devices, Cips transceives Berial interfaces. serial interfaces.




Scanned by TapScanner

Parallel Bus Device Protocols: Paralled commonly ensing ISA, PCI, PCI-X & advanced Buses. Paralle/ Bus interconnects 1/0 devices & peripherals over very short distances Eat high speed. ISA, PCI & ARM buses are eq: A parallel bus iffs the spin memory bus through a bridge of switching ekt. waine USB post during Bry two ISA Bus: Only to an embedded device that has an 8086 only to an embedded device that has an 8086 or 80186 or 80286 processor, & in which the processor addressing & IBM PC architecture address limitations & interrupt vector address assignments i are taken into account. There is no geographial addressing. The limitation for memory access by a system using the ISA bus of the original IBM AC was were as follows: ISA bus momory accesses can be in two ranges, 640 to IMB & 15 to 16 MB. The former range also overlaps with the same nsed by video boards & Blos. The 10 post address limitations for devia are as follows: The 8086 & 80286 has 10 mapped 10s, not memory mapped 10s. Margotton




## Scanned by TapScanner

PCI & PCI/X Buses: The most used synchronous parallel bus in the computer s/m for i/fing PC kased devices is PCI (Peripheral Component Interconnect). PCI provides a superior throughput than EISA. It is almost platform independent, unlike the ISA, which depended on the IBM PC platform, interrupt vectors, 10 addresses & memory allocations PCI bus has 32 bit data bus extendible to 64 bits. Its protocol specifies the interaction blar the deff. components of a computer. A device or host identifies its addr. space by 3 identification no.s. DIO port, (ii) mem. Location iii) confign registers of total 256 B with A byte unique ID. BRN Bus: ARM processos ifts the memory, ext. DRAM which connect to 32 bit data & 32 bit address lines at high speed using ARM Mann Memory Buy Architecture. ARM Bus is of 2 types ->AMBA-AHB - "connects to high speed memory. -> AMBA-ABB connects the ext. penpherels to the S/m mem. bus through a bridge




Scanned by TapScanner

Internet Enabled Systems (Page No 170, Ray Kamal) -> communication to other s/ms on the Internet. -> use btml or MIME type files, TCP or UDP & are addressed by an IP address. -> An IP addr. is of 32 bits or 48 bits in IPv4 or IPv6 respectively. (Ref. fig 3.14 Rayliamal) Pg:171 Hyper-Text Transfer Protocol (HTTP) - An application layer protocol. This layer accepts the data, for eq: in HTML or text format & puts the header words as per the protocol & sends the apply layer header plus data to the transport layer. A port no. specifies the apple in the header. Eq: NTP, MIME, HTTP, FTP, TELNET, ONIS etc. Features: -> standard protocol for requesting for a URL -> stateless protocol. ->FTP for HTTP. -> Simplicity & flexibility. -> based on oops. -> request from a client or response from server Consists of 2 parts: A start line, none or serveral mg. · Body of the mag -> HTTP provides for entry headers. -> client request server directly or through prony or a A tor law



Scanned by TapScanner

Transport Control Protocol (TCD) -used in transport layer. This layer accepts msgs from the upper layer on transm by appl or section layer. This layer also accepts a data stream from the n/w layer at reciening end. Before communicating a mig to the next n/w layer, it may add a header. The mig may communicate in parts or segments or Fragmensts. -> reliable -> Connection Ourented -> Byte orrented > Flow ctal & enor ctal > Conno establishment -> Data transfer -> Duconnet. User Datagram Protocol (UDP) - TCP/18 supports at the transport layer. - Connection less, stateless -> supports broadcast networking mode. -> Header specifies Source & destination ports, length check sum. -> Streams oriented. Internet Protocol (IP) - communicate using 1P. -> Data -> plets at she layer -> transports through a chain of eouters on the Internet. - A packet is a minimum unit of data that transmits on the Internet through conters. - IPVA header format (TYL 211 m. 141 P. I



Scanned by TapScanner

Sthemet -> about one third of the LAN's are Ethernet LAN's. & and in each frame, there is a header like in a packet. pachet. -> peotows for local n/w of computers, workstations & devices. -> Data fragments into the frames. -> Header - & bytes - preamble. Listaet & need for synch. - 6 bytes of destradels. - 6 bytes of source adds. - 6 bytes for type field. - 72-1500 bytes of data length. Wrieless and Mobile System feotocols: -> Infrared Data Association (IrDA) -> Blutooth. -> 802.11 -> Zig Bee



## Scanned by TapScanner